OpenCores
URL https://opencores.org/ocsvn/wb2axi4/wb2axi4/trunk

Subversion Repositories wb2axi4

[/] [wb2axi4/] [trunk/] [rtl/] [ifaces/] [sram_if.sv] - Rev 2

Compare with Previous | Blame | View Log

interface sram_if
  #(
    DATA_W                     = 64,
    ADDR_W                     = 13
  )
  ();

  logic                                   rd_l ;
  logic                                   wr_l ;
  logic  [ADDR_W-1:0]               rd_address ;
  logic  [ADDR_W-1:0]               wr_address ;
  logic  [DATA_W-1:0]                    rdata ;
  logic  [DATA_W-1:0]                    wdata ;

modport initiator (
  output                     rd_l ,
  output                     wr_l ,
  output               rd_address ,
  output               wr_address ,
  input                     rdata ,
  output                    wdata 
);

modport target (
  input                      rd_l ,
  input                      wr_l ,
  input                rd_address ,
  input                wr_address ,
  output                    rdata ,
  input                     wdata 
);

endinterface


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.