OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] - Rev 10

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 10 2017-06-21 23:26:04 GMT
  • Author: HanySalah
  • Log message:
    add maximum simulation time + refine the reporting phase
Path Last modification Log RSS feed
[FOLDER] uart2bus_testbench/ 10  2589d 18h HanySalah View Log RSS feed
[NODE][FOLDER] branches/ 1  3104d 08h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3104d 08h root View Log RSS feed
[NODE][FOLDER] trunk/ 10  2589d 18h HanySalah View Log RSS feed
[NODE][NODE][FOLDER] buad_rate_calculation/ 2  3103d 19h HanySalah View Log RSS feed
[NODE][NODE][FOLDER] doc/ 5  3078d 05h HanySalah View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 2  3103d 19h HanySalah View Log RSS feed
[NODE][NODE][FOLDER] tb/ 10  2589d 18h HanySalah View Log RSS feed
[NODE][NODE][FILE] svn-commit.tmp 2  3103d 19h HanySalah View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.