OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] - Rev 76

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 Split the spec document into a processor core spec, and a user guide. csantifort 4038d 16h /
75 Fixed scripts after renaming boot-loader to boot-loader-serial csantifort 4044d 14h /
74 The patch implements barrel shifter using rotate as a main primitive.
The design was optimized for Altera Cyclone III FPGA and can be reused
with other FPGA vendors and products.
The patch integrates the FPGA-optimized barrel shifter into the
Amber 23 core when it is build for Altera FPGA.

The patch reduces footprint from 1178 to 339 LEs keeping Fmax at 57-60 MHz.

Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4044d 14h /
73 The patch introduces a new configuration option `A23_RAM_REGISTER_BANK,
which controls instantiation of Amber 23 register bank.
If the option is set, a ram-based variant of the register bank is instantiated.
It can be useful in low-end FPGA designs, where flipflops and muxes are costly.

Altera Cyclone III resource utilization:
- flipflop-based register bank: 1583 combinationals + 856 registers
- ram-based register bank: 268 combinationals + 156 registers

Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4044d 14h /
72 5 bit "OH_USR" constant was used when 2 bit "USR" should be used.
Both of the constants are 0.
The fault was introduced by ram-based register bank commit.
Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4044d 15h /
71 Original Amber 23 core uses asyncronous implementation of register bank.
It leads to some problems with ram-based implementation of the register bank,
because at least Altera FPGAs uses syncronous ram blocks, so the whole address
needs to be latched.

The patch exposes non-registered versions of register select signals to the
register bank, so the bank can build address and latch it in the syncronous
ram input register.

The patch is a pre-requisite for ram-based register bank implementation on Altera FPGA.

Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4044d 15h /
70 The mlas_bug testcase tried to use stack without setting stack pointer
register, causing unpredictable behavoiur.
The patch uses an expilict stack area for the test.
Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4044d 15h /
69 Updated the spec for ISE 14.5, boot-loader-ethmac. csantifort 4044d 15h /
68 Remove modelsim files. Only supporting Xilinx isim now. csantifort 4044d 16h /
67 renamed boot-loader.c to boot-loader-serial.c csantifort 4044d 16h /
66 Remove the stand-alone ethmac test. Use boot-loader-ethmac instead to verify ethmac functionality. csantifort 4044d 16h /
65 Renamed boot-loader to boot-loader-serial csantifort 4044d 16h /
64 Support latest Xilinx ISE 14.5 software. csantifort 4044d 16h /
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.
csantifort 4044d 21h /
62 Added source for amber-pkt2mem csantifort 4197d 09h /
61 Add new netowkr based boot loader.
Remove support for Virtex. Spartan 6 only now.
csantifort 4331d 15h /
60 Bug fix; removed a combinational loop from the a25_decode logic. csantifort 4549d 11h /
59 Added modelsim script for reloading a wlf file after a simulation has been rerun. csantifort 4619d 09h /
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 4619d 12h /
57 Add some debug messages csantifort 4619d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.