OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 5129d 17h /amber/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 5131d 02h /amber/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.
csantifort 5135d 18h /amber/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly
csantifort 5136d 19h /amber/
38 support 128-bit wishbone now used for a25 core csantifort 5137d 19h /amber/
37 128-bit wide boot memory module csantifort 5138d 17h /amber/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 5138d 18h /amber/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts
csantifort 5140d 01h /amber/
34 Tweaked strcpy function to speed it up slightly csantifort 5140d 22h /amber/
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.
csantifort 5141d 18h /amber/
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 5142d 18h /amber/
31 Added dhrystone benchmark test csantifort 5142d 19h /amber/
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 5156d 01h /amber/
29 Use lgo command for saving waveforms in modelsim csantifort 5157d 19h /amber/
28 Moved function prototypes to .h file csantifort 5157d 19h /amber/
27 Got working with cadence nc simulator csantifort 5191d 02h /amber/
26 Added wish list csantifort 5196d 02h /amber/
25 Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size.
Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again.
Tidy up: Removed a debug message from hw/tools/run.sh
csantifort 5197d 23h /amber/
24 Added instructions how to build Linux kernel from source files csantifort 5200d 00h /amber/
23 Split the source files list into a Vertex-6 only list and a Spartan-6 only list.
That way users don;t need to delete files from the list manually if they only have
a setup for one of the FPGA types.
csantifort 5200d 01h /amber/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.