OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4955d 20h /amber/
52 Fixed typo in notes on creating DDR memory interfaces using coregen csantifort 4955d 20h /amber/
51 Revert vmlinux back to 48. csantifort 4996d 20h /amber/
50 Revert to previous version csantifort 4996d 20h /amber/
49 Added a note n how to change timeouts csantifort 4996d 20h /amber/
48 Fixed a bug in linux that caused the os to not return to the running application after an interrupt.
Hello-world now runs stand-alone again.
Added initrd-200k-dhry, a disk image that uses the dhry program for init.
csantifort 5001d 03h /amber/
47 Changed V6 VCo from 1000Mhz to 1200 MHz csantifort 5021d 00h /amber/
46 svn ignore vmlinux.dis and vmlinux.mem csantifort 5028d 22h /amber/
45 Store vmlinux.mem and vmlinux.dis in compressed form csantifort 5028d 22h /amber/
44 Updated vmlinux image based on last change csantifort 5028d 22h /amber/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.
csantifort 5028d 22h /amber/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 5046d 19h /amber/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 5048d 03h /amber/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.
csantifort 5052d 20h /amber/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly
csantifort 5053d 20h /amber/
38 support 128-bit wishbone now used for a25 core csantifort 5054d 20h /amber/
37 128-bit wide boot memory module csantifort 5055d 18h /amber/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 5055d 19h /amber/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts
csantifort 5057d 03h /amber/
34 Tweaked strcpy function to speed it up slightly csantifort 5057d 23h /amber/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.