URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 43

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
43	Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test. Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.	csantifort	5258d 20h	/amber/trunk/hw
42	Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete	csantifort	5276d 17h	/amber/trunk/hw
41	Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface.	csantifort	5278d 01h	/amber/trunk/hw
40	Added wishbone bus jitter testing option. Cleaned up waveform log .do files, now seperate files for a23 and a25 cores. Added vmlinux executable elf file for running on hardware.	csantifort	5282d 18h	/amber/trunk/hw
39	Added a second level of buffering to a25_wishbone_buf to fix a lockup bug when write acks to not return immediately, and also to improve performance slightly	csantifort	5283d 19h	/amber/trunk/hw
38	support 128-bit wishbone now used for a25 core	csantifort	5284d 19h	/amber/trunk/hw
37	128-bit wide boot memory module	csantifort	5285d 17h	/amber/trunk/hw
36	Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus	csantifort	5285d 18h	/amber/trunk/hw
35	Amber25 improvements: Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times Use a fast barrel shifter for shifts between 0 and 4 to improve timing Use a 2 cycle full barrel shifter for complex shifts	csantifort	5287d 01h	/amber/trunk/hw
32	Added clock cycle counting register to test_module to support dhrystone performance measurement	csantifort	5289d 18h	/amber/trunk/hw
30	Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays	csantifort	5303d 01h	/amber/trunk/hw
29	Use lgo command for saving waveforms in modelsim	csantifort	5304d 19h	/amber/trunk/hw
27	Got working with cadence nc simulator	csantifort	5338d 02h	/amber/trunk/hw
25	Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size. Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again. Tidy up: Removed a debug message from hw/tools/run.sh	csantifort	5344d 23h	/amber/trunk/hw
23	Split the source files list into a Vertex-6 only list and a Spartan-6 only list. That way users don;t need to delete files from the list manually if they only have a setup for one of the FPGA types.	csantifort	5347d 01h	/amber/trunk/hw
21	Fixed bug in the conditions to create the FPGA configuration log file. I added the creation of the log file in the last release, but the way it was implemented was causing the Makefile to always rebuild from the start.	csantifort	5351d 00h	/amber/trunk/hw
20	Added feature to A25 core to directly use a read value from the write back stage to reduce the stall to 1 cycle when there is a register conflict with the following instruction. This increases performance by about 3%.	csantifort	5372d 01h	/amber/trunk/hw
19	Create a configuration log file as part of the synthesis flow. This file is a useful reference to tell the different bitfiles apart.	csantifort	5372d 01h	/amber/trunk/hw
17	amber25 core bug fix. The return address for irq interrupts was off by 4 bytes when the interrupt occurred during a stm instruction with the following instruction having some register conflicts. Added test irq_stm to catch the bug. Cleaned up some header descriptions	csantifort	5375d 23h	/amber/trunk/hw
16	Deleted the old version of the 3-state amber core. Its replaced with amber23. Added the 5-state Amber core.	csantifort	5378d 13h	/amber/trunk/hw
15	Copied amber to amber23, Many system changes to support new amber25 core.	csantifort	5378d 13h	/amber/trunk/hw
14	Re-wrote the behavioral clock generation code to more accurately calculate the sys_clk frequency. The previous version was not producing the correct frequency at higher frequenies due to rounding errors.	csantifort	5380d 01h	/amber/trunk/hw
13	Bug fix - added an extra state to the rx state machine to properly align reading the uart input to the middle of each bit.	csantifort	5380d 01h	/amber/trunk/hw
12	Added INITIALIZE_TO_ZERO parameter to keep instantiation idendical to generic sram models. The parameter is not used in the Xilinx models (they always init to zero) but it used in the generic models.	csantifort	5380d 01h	/amber/trunk/hw
11	Added vmlinux test.	csantifort	5395d 01h	/amber/trunk/hw
10	Removed parameters for unused peruipheral modules	csantifort	5396d 05h	/amber/trunk/hw
9	Change the format of mcr and mrc listings so they exactly match the dissasembly produced by the gnu tools. Write ip instead of r12 in listings.	csantifort	5396d 05h	/amber/trunk/hw
8	Change the value in the ID register to be compatible with the Linux code that parses it and picks a processor type.	csantifort	5396d 05h	/amber/trunk/hw
7	Added instructions to use Veritak simulator. Removed some unused functions from memory_configuration.v.	csantifort	5404d 19h	/amber/trunk/hw
6	Set ignore property for output files	csantifort	5407d 22h	/amber/trunk/hw

Browse

Tools

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 43

Filtering Options