OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 Add new netowkr based boot loader.
Remove support for Virtex. Spartan 6 only now.
csantifort 4891d 14h /amber/trunk/hw/
60 Bug fix; removed a combinational loop from the a25_decode logic. csantifort 5109d 10h /amber/trunk/hw/
59 Added modelsim script for reloading a wlf file after a simulation has been rerun. csantifort 5179d 08h /amber/trunk/hw/
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 5179d 11h /amber/trunk/hw/
57 Add some debug messages csantifort 5179d 11h /amber/trunk/hw/
56 Remove the timeouts file from svn. Its an output file and gets now just gets created automatically
when sims are run for the first time.
csantifort 5179d 11h /amber/trunk/hw/
54 Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately
after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers
was selected for writing to for 1 clock cycle.
csantifort 5196d 11h /amber/trunk/hw/
53 Cleaned up Amber Verilog, removing unused signals. csantifort 5211d 09h /amber/trunk/hw/
52 Fixed typo in notes on creating DDR memory interfaces using coregen csantifort 5211d 09h /amber/trunk/hw/
50 Revert to previous version csantifort 5252d 09h /amber/trunk/hw/
49 Added a note n how to change timeouts csantifort 5252d 09h /amber/trunk/hw/
48 Fixed a bug in linux that caused the os to not return to the running application after an interrupt.
Hello-world now runs stand-alone again.
Added initrd-200k-dhry, a disk image that uses the dhry program for init.
csantifort 5256d 15h /amber/trunk/hw/
47 Changed V6 VCo from 1000Mhz to 1200 MHz csantifort 5276d 13h /amber/trunk/hw/
45 Store vmlinux.mem and vmlinux.dis in compressed form csantifort 5284d 11h /amber/trunk/hw/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.
csantifort 5284d 11h /amber/trunk/hw/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 5302d 08h /amber/trunk/hw/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 5303d 16h /amber/trunk/hw/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.
csantifort 5308d 08h /amber/trunk/hw/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly
csantifort 5309d 09h /amber/trunk/hw/
38 support 128-bit wishbone now used for a25 core csantifort 5310d 09h /amber/trunk/hw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.