OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Added the carry in fix added recently to the a23 core to a25 core. csantifort 3596d 16h /amber/trunk/hw/
87 Added support for "When an Operand2 constant is used with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value" to amber23 csantifort 3596d 20h /amber/trunk/hw/
86 Fixed bug in amber 25 where a read was taken from user mode register in subervisor mode immediately following a ldm to user mode registers csantifort 3609d 16h /amber/trunk/hw/
84 Fixed some typos - no functional change csantifort 3609d 23h /amber/trunk/hw/
83 Fixed bug with carry bit - now only use the carry bit as an input to specific instruments that use it - add with carry and subtract with carry csantifort 3609d 23h /amber/trunk/hw/
82 Fixed overflag bug, ldmia user regs bug and status_bits_mode set on non-ececuting command bug csantifort 3623d 11h /amber/trunk/hw/
81 Make the tcp functionality more like a normal sockets implementation. csantifort 4287d 13h /amber/trunk/hw/
80 Enhanced boot-loader-ethmac to handle any number of telnet connections. csantifort 4301d 16h /amber/trunk/hw/
79 Added msc flash file csantifort 4301d 21h /amber/trunk/hw/
78 Added a serial debug port (using UART0) to boot-loader-ethmac csantifort 4301d 23h /amber/trunk/hw/
77 Added new a23 source files to sim and synthesis source lists. csantifort 4303d 19h /amber/trunk/hw/
75 Fixed scripts after renaming boot-loader to boot-loader-serial csantifort 4309d 17h /amber/trunk/hw/
74 The patch implements barrel shifter using rotate as a main primitive.
The design was optimized for Altera Cyclone III FPGA and can be reused
with other FPGA vendors and products.
The patch integrates the FPGA-optimized barrel shifter into the
Amber 23 core when it is build for Altera FPGA.

The patch reduces footprint from 1178 to 339 LEs keeping Fmax at 57-60 MHz.

Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4309d 17h /amber/trunk/hw/
73 The patch introduces a new configuration option `A23_RAM_REGISTER_BANK,
which controls instantiation of Amber 23 register bank.
If the option is set, a ram-based variant of the register bank is instantiated.
It can be useful in low-end FPGA designs, where flipflops and muxes are costly.

Altera Cyclone III resource utilization:
- flipflop-based register bank: 1583 combinationals + 856 registers
- ram-based register bank: 268 combinationals + 156 registers

Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4309d 17h /amber/trunk/hw/
72 5 bit "OH_USR" constant was used when 2 bit "USR" should be used.
Both of the constants are 0.
The fault was introduced by ram-based register bank commit.
Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4309d 18h /amber/trunk/hw/
71 Original Amber 23 core uses asyncronous implementation of register bank.
It leads to some problems with ram-based implementation of the register bank,
because at least Altera FPGAs uses syncronous ram blocks, so the whole address
needs to be latched.

The patch exposes non-registered versions of register select signals to the
register bank, so the bank can build address and latch it in the syncronous
ram input register.

The patch is a pre-requisite for ram-based register bank implementation on Altera FPGA.

Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4309d 18h /amber/trunk/hw/
70 The mlas_bug testcase tried to use stack without setting stack pointer
register, causing unpredictable behavoiur.
The patch uses an expilict stack area for the test.
Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>
csantifort 4309d 18h /amber/trunk/hw/
68 Remove modelsim files. Only supporting Xilinx isim now. csantifort 4309d 19h /amber/trunk/hw/
67 renamed boot-loader.c to boot-loader-serial.c csantifort 4309d 19h /amber/trunk/hw/
64 Support latest Xilinx ISE 14.5 software. csantifort 4309d 19h /amber/trunk/hw/
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.
csantifort 4310d 00h /amber/trunk/hw/
61 Add new netowkr based boot loader.
Remove support for Virtex. Spartan 6 only now.
csantifort 4596d 18h /amber/trunk/hw/
60 Bug fix; removed a combinational loop from the a25_decode logic. csantifort 4814d 14h /amber/trunk/hw/
59 Added modelsim script for reloading a wlf file after a simulation has been rerun. csantifort 4884d 12h /amber/trunk/hw/
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 4884d 15h /amber/trunk/hw/
57 Add some debug messages csantifort 4884d 15h /amber/trunk/hw/
56 Remove the timeouts file from svn. Its an output file and gets now just gets created automatically
when sims are run for the first time.
csantifort 4884d 15h /amber/trunk/hw/
54 Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately
after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers
was selected for writing to for 1 clock cycle.
csantifort 4901d 15h /amber/trunk/hw/
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4916d 13h /amber/trunk/hw/
52 Fixed typo in notes on creating DDR memory interfaces using coregen csantifort 4916d 13h /amber/trunk/hw/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.