OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] [main_mem.v] - Rev 82

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Fixed overflag bug, ldmia user regs bug and status_bits_mode set on non-ececuting command bug csantifort 3558d 01h /amber/trunk/hw/vlog/system/main_mem.v
57 Add some debug messages csantifort 4819d 06h /amber/trunk/hw/vlog/system/main_mem.v
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts
csantifort 4952d 10h /amber/trunk/hw/vlog/system/main_mem.v
11 Added vmlinux test. csantifort 5060d 10h /amber/trunk/hw/vlog/system/main_mem.v
2 Baseline release of the Amber 2 core csantifort 5074d 08h /amber/trunk/hw/vlog/system/main_mem.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.