OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [tb/] [tb_uart.v] - Rev 63

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.
csantifort 4242d 14h /amber/trunk/hw/vlog/tb/tb_uart.v
27 Got working with cadence nc simulator csantifort 5001d 10h /amber/trunk/hw/vlog/tb/tb_uart.v
2 Baseline release of the Amber 2 core csantifort 5072d 07h /amber/trunk/hw/vlog/tb/tb_uart.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.