OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 149

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7168d 15h /
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7170d 22h /
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7170d 22h /
146 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7171d 03h /
145 Arbitration bug fixed. igorm 7171d 03h /
144 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7317d 19h /
143 Bit acceptance_filter_mode was inverted. igorm 7317d 19h /
142 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7336d 18h /
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7336d 18h /
140 I forgot to thange one signal name. igorm 7391d 16h /
139 Signal bus_off_on added. igorm 7391d 16h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7430d 19h /
137 Header changed. mohor 7430d 19h /
136 Error counters changed. mohor 7430d 19h /
135 Header changed. mohor 7430d 19h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7538d 17h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7545d 04h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7545d 04h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7545d 04h /
130 mbist signals updated according to newest convention markom 7545d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.