OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 149

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7532d 17h /
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7535d 00h /
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7535d 00h /
146 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7535d 05h /
145 Arbitration bug fixed. igorm 7535d 05h /
144 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7681d 21h /
143 Bit acceptance_filter_mode was inverted. igorm 7681d 21h /
142 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7700d 20h /
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7700d 20h /
140 I forgot to thange one signal name. igorm 7755d 18h /
139 Signal bus_off_on added. igorm 7755d 19h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7794d 21h /
137 Header changed. mohor 7794d 21h /
136 Error counters changed. mohor 7794d 22h /
135 Header changed. mohor 7794d 22h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7902d 19h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7909d 06h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7909d 06h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7909d 06h /
130 mbist signals updated according to newest convention markom 7909d 06h /
129 Error counters changed. mohor 7925d 15h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7925d 15h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7925d 15h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7926d 11h /
125 Synchronization changed, error counters fixed. mohor 7930d 17h /
124 ALTERA_RAM supported. mohor 7950d 23h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7958d 05h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7958d 05h /
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7958d 05h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7967d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.