OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 149

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7207d 19h /
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7210d 02h /
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7210d 02h /
146 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7210d 07h /
145 Arbitration bug fixed. igorm 7210d 07h /
144 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7356d 23h /
143 Bit acceptance_filter_mode was inverted. igorm 7356d 23h /
142 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7375d 22h /
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7375d 22h /
140 I forgot to thange one signal name. igorm 7430d 20h /
139 Signal bus_off_on added. igorm 7430d 20h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7469d 23h /
137 Header changed. mohor 7469d 23h /
136 Error counters changed. mohor 7469d 23h /
135 Header changed. mohor 7469d 23h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7577d 21h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7584d 08h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7584d 08h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7584d 08h /
130 mbist signals updated according to newest convention markom 7584d 08h /
129 Error counters changed. mohor 7600d 16h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7600d 17h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7600d 17h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7601d 13h /
125 Synchronization changed, error counters fixed. mohor 7605d 19h /
124 ALTERA_RAM supported. mohor 7626d 01h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7633d 07h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7633d 07h /
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7633d 07h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7642d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.