OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk] - Rev 161

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5584d 08h /can/trunk
160 New tests for testing the bus-off. igorm 6633d 15h /trunk
159 *** empty log message *** igorm 6921d 15h /trunk
158 Fixing overrun problems. igorm 6921d 18h /trunk
157 In "Extended mode" when dual filter was used and standard frame received,
upper nibble of the data was not filtered ok.
igorm 7015d 15h /trunk
156 Wake-up interrupt was generated in some cases. igorm 7036d 13h /trunk
155 rd_info_pointer fixed (fifo_empty was used instead of info_empty). igorm 7044d 20h /trunk
154 irq is cleared after the release_buffer command. This bug was entered with
changes for the edge triggered interrupts.
igorm 7144d 13h /trunk
153 Arbitration capture register changed. SW reset (setting the reset_mode bit)
doesn't work as HW reset.
igorm 7152d 09h /trunk
152 Fixes for compatibility after the SW reset. igorm 7156d 16h /trunk
151 When CAN was reset by setting the reset_mode signal in mode register, it
was possible that CAN was blocked for a short period of time. Problem
occured very rarly.
igorm 7159d 10h /trunk
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7178d 09h /trunk
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7180d 16h /trunk
145 Arbitration bug fixed. igorm 7180d 22h /trunk
143 Bit acceptance_filter_mode was inverted. igorm 7327d 13h /trunk
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7346d 12h /trunk
140 I forgot to thange one signal name. igorm 7401d 11h /trunk
139 Signal bus_off_on added. igorm 7401d 11h /trunk
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7440d 13h /trunk
137 Header changed. mohor 7440d 14h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.