OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 163

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
163 Added old uploaded documents to new repository. root 5551d 16h /
162 Added old uploaded documents to new repository. root 5552d 09h /
161 New directory structure. root 5552d 09h /
160 New tests for testing the bus-off. igorm 6601d 15h /
159 *** empty log message *** igorm 6889d 16h /
158 Fixing overrun problems. igorm 6889d 18h /
157 In "Extended mode" when dual filter was used and standard frame received,
upper nibble of the data was not filtered ok.
igorm 6983d 16h /
156 Wake-up interrupt was generated in some cases. igorm 7004d 14h /
155 rd_info_pointer fixed (fifo_empty was used instead of info_empty). igorm 7012d 20h /
154 irq is cleared after the release_buffer command. This bug was entered with
changes for the edge triggered interrupts.
igorm 7112d 13h /
153 Arbitration capture register changed. SW reset (setting the reset_mode bit)
doesn't work as HW reset.
igorm 7120d 09h /
152 Fixes for compatibility after the SW reset. igorm 7124d 16h /
151 When CAN was reset by setting the reset_mode signal in mode register, it
was possible that CAN was blocked for a short period of time. Problem
occured very rarly.
igorm 7127d 10h /
150 This commit was manufactured by cvs2svn to create tag 'rel_24'. 7146d 10h /
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7146d 10h /
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7148d 17h /
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7148d 17h /
146 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7148d 22h /
145 Arbitration bug fixed. igorm 7148d 22h /
144 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7295d 14h /
143 Bit acceptance_filter_mode was inverted. igorm 7295d 14h /
142 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7314d 13h /
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7314d 13h /
140 I forgot to thange one signal name. igorm 7369d 11h /
139 Signal bus_off_on added. igorm 7369d 11h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7408d 14h /
137 Header changed. mohor 7408d 14h /
136 Error counters changed. mohor 7408d 14h /
135 Header changed. mohor 7408d 14h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7516d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.