OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] - Rev 10

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 Adlib/OPL3 for Nexys4 board ndumitrache 2840d 11h /
9 ndumitrache 2901d 06h /
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3906d 08h /
7 Disable interrupts in VESAMemControl callback ndumitrache 4030d 06h /
6 ndumitrache 4209d 13h /
5 updated Next186 CPU ndumitrache 4209d 13h /
4 fix BIOS int 1ah (Get system time) ndumitrache 4240d 12h /
3 ndumitrache 4243d 14h /
2 ndumitrache 4243d 14h /
1 The project and the structure was created root 4244d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.