URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 42

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
42	Move check for stall from irq_asserted to exception_taken in EX stage	skordal	3674d 03h	/
41	Make continouous status register reads asynchronous	skordal	3674d 03h	/
40	Reduce example design clock frequency to 50 MHz - Also includes a minor change to make the address decoder/interconnect work better with burst transfers.	skordal	3674d 03h	/
39	Disable IRQs when handling exceptions	skordal	3674d 03h	/
38	Add "Hello World" test application	skordal	3674d 04h	/
37	Add macro to set the TOHOST register from C code	skordal	3674d 04h	/
36	Ensure correct read of CSR after stall	skordal	3674d 04h	/
35	Prevent jumping/branching when stalling	skordal	3674d 04h	/
34	Prevent flushing the pipeline if it is stalling	skordal	3674d 04h	/
33	Ensure correct read of CSR after stall	skordal	3674d 04h	/
32	Prevent jumping/branching when stalling	skordal	3677d 01h	/
31	Prevent flushing the pipeline if it is stalling	skordal	3677d 02h	/
30	Add testcase for a combination of instructions that fail when using cache	skordal	3679d 07h	/
29	Add reset functionality for the WB arbiter state machine	skordal	3682d 02h	/
28	Add rudimentary User's manual	skordal	3688d 01h	/
27	Prevent exceptions from being taken while stalling	skordal	3688d 03h	/
26	Prevent exceptions from being taken while stalling Jumping to an exception handler while stalling and waiting for a load/store instruction to finish can cause undefined results from the load/store instruction. This actually fixes the issue mentioned in revision r20.	skordal	3688d 06h	/
25	Add placeholder cache modules and a wishbone arbiter	skordal	3690d 11h	/
24	Remove unused STRINGIFY macros	skordal	3691d 00h	/
23	Create branch to use for implementing a cache	skordal	3691d 00h	/
22	Fix the potato_get_badvaddr() macro	skordal	3691d 00h	/
21	Upgrade the example design to use a 60 MHz system clock	skordal	3691d 01h	/
20	Fix SHA256 benchmark crash by storing all registers on exception handler entry This problem will disappear when the processor is updated to conform to the new supervisor specification, which will allow us to use a compiler that conforms to the new "official" ABI.	skordal	3691d 01h	/
19	SHA256 benchmark: allow compiler to inline at will	skordal	3691d 01h	/
18	instr_misalign_check: add do_jump to sensitivity list	skordal	3693d 01h	/
17	Improve detection of unaligned instructions	skordal	3697d 08h	/
16	Correct grammar in source code comment	skordal	3697d 08h	/
15	SHA256 benchmark: fix Makefile syntax error	skordal	3704d 01h	/
14	Improve detection of invalid instructions	skordal	3704d 01h	/
13	Add SHA256 benchmark code	skordal	3704d 06h	/

Browse

Tools

Subversion Repositories potato

[/] - Rev 42

Filtering Options