OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Upgrade makefiles for use with the upgraded toolchain skordal 3186d 16h /potato/
62 Add a couple of missing signals to a sensitivity list skordal 3214d 17h /potato/
61 Add 7-segment display controller to the Potato SoC skordal 3215d 21h /potato/
60 Remove out-of-date comment skordal 3229d 13h /potato/
59 Remove branch: "new-privileged-isa" skordal 3249d 14h /potato/
58 Merge branch new-privileged-isa (r48-r57) into trunk

This adds support for the newly published supervisor extensions
version 1.7. In addition, a processor datasheet has been added
and the timer_clk signal has been properly connected in the
example design and the SoC testbench.
skordal 3249d 17h /potato/
57 Add processor datasheet skordal 3249d 17h /potato/
56 Remove old and outdated processor manual skordal 3249d 18h /potato/
55 Use timer_clk for the example design and SoC testbench skordal 3249d 19h /potato/
54 Update benchmarks to work with supervisor spec v1.7 skordal 3254d 09h /potato/
53 Upgrade processor core to conform to the supervisor spec v1.7 skordal 3256d 10h /potato/
52 Correct .data section of sw-jal test skordal 3256d 10h /potato/
51 Add scall/ecall, sbreak/ebreak and timer interrupt tests skordal 3256d 10h /potato/
50 Update test environment to the new supervisor ISA skordal 3268d 11h /potato/
49 Correct spelling of "privileged" skordal 3278d 10h /potato/
48 Create branch for upgrading to the new privileged ISA skordal 3278d 10h /potato/
47 Tag version 0.1 of the Potato Processor skordal 3278d 18h /potato/
46 Remove branch: cache-playground skordal 3281d 12h /potato/
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.
skordal 3281d 12h /potato/
44 Add instruction cache and use the WB adapter as dmem interface skordal 3281d 12h /potato/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.