OpenCores
URL https://opencores.org/ocsvn/ps2/ps2/trunk

Subversion Repositories ps2

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7741d 14h /
30 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7741d 14h /
29 small modifications. gorand 7741d 14h /
28 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7745d 14h /
27 added 8-bit access to divider register. gorand 7745d 14h /
26 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7779d 21h /
25 unit delay on registers added primozs 7779d 21h /
24 support for configurable devider added primozs 7779d 22h /
23 Added an option to use constant values instead of RAM
in the translation table.
mihad 7873d 20h /
22 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7874d 17h /
21 Error fixed again. simons 7874d 17h /
20 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7874d 17h /
19 Error fixed. simons 7874d 17h /
18 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7902d 15h /
17 resetall keyword removed. ifdef moved to a separated line. simons 7902d 15h /
16 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7907d 16h /
15 Change the address width. simons 7907d 16h /
14 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8321d 19h /
13 Added mouse interface and everything for its handling, cleaned up some unused code mihad 8321d 19h /
12 Mouse interface testcases added mihad 8321d 19h /
11 Mouse interface added mihad 8321d 19h /
10 Wrong acknowledge generation during receiving repaired mihad 8321d 19h /
9 Added one more ps2 state machine for mouse interface mihad 8321d 19h /
8 Updated ucf with wildcards to make it more independant mihad 8368d 18h /
7 Little/big endian changes continued mihad 8369d 16h /
6 Little/big endian changes incorporated mihad 8369d 17h /
5 One bug fixed mihad 8371d 15h /
4 Changed defines for simulation to work without xilinx primitives mihad 8371d 16h /
3 This commit was manufactured by cvs2svn to create tag 'GATE_LEVEL_SIM_OK'. 8371d 16h /
2 Initial project import - working mihad 8371d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.