OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] - Rev 157

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
157 For the first time the whole Raytrac RTL code compiled along with its testbench code in ModelSim jguarin2002 4987d 06h /raytrac/
156 Test Bench Beta 0.1 jguarin2002 4987d 18h /raytrac/
155 Changes applied prior to testbenching using the script tb_compiler.py jguarin2002 4990d 18h /raytrac/
154 rt_tb.vhd: This file will be used as the test bench main file jguarin2002 4993d 10h /raytrac/
153 last modifications for tb_compiler.py compliance jguarin2002 4993d 10h /raytrac/
152 Test bench oriented modifications jguarin2002 4997d 11h /raytrac/
151 Previous Work to generate test benching jguarin2002 5056d 07h /raytrac/
150 First Beta of RayTrac for a total size of 3874 lcells. Great Result\! jguarin2002 5070d 04h /raytrac/
149 Results Queue writing signals set on a single standard logic vector rather than in individual bits jguarin2002 5070d 07h /raytrac/
148 Added an extra stage for the C.D DataPath so it takes the same ammount of clocks to calculate as A.B jguarin2002 5070d 08h /raytrac/
147 Added Interruption Machine, supporting Result Queue Full and End Of Instruction event notifications. Memblock Adjustments. In the Data Path Control circuit an Interrupt pero Instruction type was decodified. jguarin2002 5072d 20h /raytrac/
146 Interruption Machine jguarin2002 5080d 14h /raytrac/
145 State machine and counters finishedifconfigifconfigifconfig! Now gather components to obtain RAYTRACifconfigifconfig jguarin2002 5085d 03h /raytrac/
144 The commented part of DPC was erased, and no longer needed. jguarin2002 5092d 07h /raytrac/
143 working on result queue sync decoding signals jguarin2002 5096d 23h /raytrac/
142 Additions for the State Machine jguarin2002 5101d 22h /raytrac/
141 Syncing: its awful work: input adresses decoded to include the instructions queue also.... jguarin2002 5168d 23h /raytrac/
140 Syncing: its awful work..... jguarin2002 5169d 05h /raytrac/
139 Sync jguarin2002 5180d 19h /raytrac/
138 enabled ena on memblock and dpc, also changed the instruction and result memories to queued schemes jguarin2002 5185d 10h /raytrac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.