OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp/] - Rev 209

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
199 Check out in the design document for changes made on Load logic, a load chain has been added to Memblock I/O and several memory blocks were removed, under construction, this version WONT in any means work jguarin2002 4572d 13h /raytrac/branches/fp/
197 Chnages on interconnectivity: Check out the SGDMA Sheets jguarin2002 4582d 14h /raytrac/branches/fp/
196 raytrac+sg_dma+raytrac. Step One, the DPC is transformed. Now there are five instructions (check the design document), theres no full queue sync event, there are only four result queues and only 3 add fp 32 b adders rather than 4. Even it seems like a reduction has taken place, decodification efforts take place when decoding multiplexation from arithmetic blocks towards the resulting queues jguarin2002 4586d 01h /raytrac/branches/fp/
195 Document advance and changes in the design jguarin2002 4588d 22h /raytrac/branches/fp/
194 Work In Progress jguarin2002 4604d 04h /raytrac/branches/fp/
193 WIP: Main Document jguarin2002 4605d 01h /raytrac/branches/fp/
192 Some change I dont realize what is it in the design document (xls) jguarin2002 4605d 13h /raytrac/branches/fp/
191 Reduced the implementation of Instruction Queue to 16 instructions rather than 32 and using registers in logic cells rather than M9Ks memory blocks.... finally the design fits. jguarin2002 4605d 13h /raytrac/branches/fp/
190 M9K Block reduction. And Altera Compiler Directive was added to adder code to prevent unnecesary M9K block inferring... jguarin2002 4609d 21h /raytrac/branches/fp/
189 Limiting Block size on the operands register to a maximum of 256 jguarin2002 4610d 03h /raytrac/branches/fp/
188 Fitting Report jguarin2002 4611d 11h /raytrac/branches/fp/
187 Sopc claims that int is a name that conflicts with verilog or vhdl standards, so a change on the int port was made by renaming it to irq jguarin2002 4611d 11h /raytrac/branches/fp/
186 Sopc claims that int is a name that conflicts with verilog or vhdl standards, so a change on the int port was made by renaming it to irq jguarin2002 4611d 11h /raytrac/branches/fp/
185 Well mulblock was a void inside file.... jguarin2002 4612d 00h /raytrac/branches/fp/
184 Se quitó la palabra capítulo de los titulos de los capítulos. jguarin2002 4612d 04h /raytrac/branches/fp/
183 Se quitó la palabra capítulo de los titulos de los capítulos. jguarin2002 4612d 04h /raytrac/branches/fp/
182 Sobre la sincronización del RayTrac al escribir instrucciones y operandos. Pagina 29 y 31. jguarin2002 4612d 05h /raytrac/branches/fp/
181 Version beta 0.2 previo a conexion con bus avalon en QSYS/SOPC jguarin2002 4612d 12h /raytrac/branches/fp/
180 Documentos de diseño y documento final jguarin2002 4612d 12h /raytrac/branches/fp/
179 light change on code readbility for Datapath Control hardware description hdl file jguarin2002 4613d 09h /raytrac/branches/fp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.