OpenCores
URL https://opencores.org/ocsvn/rs232_interface/rs232_interface/trunk

Subversion Repositories rs232_interface

[/] [rs232_interface/] [trunk/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 Initial commit of documentation.
Created block diagram (OpenOffice Draw format).
akram.mashni 5076d 11h /rs232_interface/trunk/
12 Updated news of uart.vhd commit. akram.mashni 5077d 13h /rs232_interface/trunk/
11 Moved debouncer to a new process.
Fixed rx_clk_en generation.
Fixed start of reception condition on rx FSM.
akram.mashni 5077d 14h /rs232_interface/trunk/
10 Implemented asynchronous mode and RX clock regeneration.
NOT TESTED !!!
akram.mashni 5085d 08h /rs232_interface/trunk/
9 Updated change log. akram.mashni 5122d 22h /rs232_interface/trunk/
8 Added Recommended Tools akram.mashni 5122d 22h /rs232_interface/trunk/
7 Implemented PARITY (not tested!). akram.mashni 5124d 09h /rs232_interface/trunk/
6 Fixed/improved header.
Changed SPACEs to TABs.
akram.mashni 5125d 15h /rs232_interface/trunk/
5 Added comments to port map. akram.mashni 5132d 19h /rs232_interface/trunk/
4 Added "Change Log".
Added "About"
akram.mashni 5132d 20h /rs232_interface/trunk/
3 Added main file.
Fisrt commit.
Tested in the following conditions:
- Baud rate: 9600 bps.
- Implementation: Xilinx Spartan3e500 (Nexys2 Kit - Digilent)
- Main clock 50 MHz
akram.mashni 5132d 20h /rs232_interface/trunk/
2 Initial Commit luciorp 5189d 09h /rs232_interface/trunk/
1 The project and the structure was created root 5217d 05h /rs232_interface/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.