OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 PLP and RTI should be working according to stella now. STATUS <= alu_a. gabrieloshiro 5769d 03h /
174 SBC borrow flag bug fixed... again gabrieloshiro 5769d 04h /
173 SBC bug fixed. Borrow should be working properly. gabrieloshiro 5769d 04h /
172 RTI supported to be compatible with stella gabrieloshiro 5769d 06h /
171 Removed debug messages. creep 5769d 07h /
170 Decimal mode fixed. Just syncing both SVNs. creep 5769d 08h /
169 ADC bugs finally fixed. gabrieloshiro 5769d 23h /
168 RTI fixed! now ALU doesn`t support RTI instruction anymore. gabrieloshiro 5770d 01h /
167 Now SBC is supposed to work. gabrieloshiro 5770d 01h /
166 Commiting again! gabrieloshiro 5770d 01h /
165 SBC and PHP fixed! gabrieloshiro 5770d 01h /
164 ADC with decimal mode bug... is it ok now? gabrieloshiro 5770d 03h /
163 Still having bugs on ADC with decimal flag! Is it correct now? gabrieloshiro 5770d 04h /
162 ADC with decimal mode ON, bug fixed! gabrieloshiro 5770d 04h /
161 Sum and subtract were wrong when D flag was HIGH. gabrieloshiro 5770d 04h /
160 ROL is coded. ADC decimal mode is being re-checked. creep 5770d 05h /
159 Checker was extended. All the instructions from A-P are verified. A few bugs were caught already. creep 5773d 01h /
158 Bug 28 fixed. PHA was not coping the register to alu_a output gabrieloshiro 5773d 01h /
157 gabrieloshiro 5773d 01h /
156 Some bugs were fixed. Testbench were expecting wrong values sometimes. gabrieloshiro 5773d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.