OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 247

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
247 Added the cpu mapped verilog creep 5548d 01h /
246 Added some older files plus the first syn script creep 5549d 06h /
245 Added a few dirs for the synthesis creep 5549d 06h /
244 Added a few dirs for the synthesis creep 5549d 06h /
243 Fixing STA_IDY bug creep 5590d 23h /
242 Bug regardind the STA_IDY opcode creep 5591d 02h /
241 Fixed half the problem with strange STA behavior. creep 5592d 01h /
240 Finally fixed the decimal mode! creep 5592d 03h /
239 Zero flag fixed for SBC while in Decimal Mode. Bug #34. gabrieloshiro 5592d 04h /
238 ALU file is linted. creep 5595d 01h /
237 Added a preliminary collision detection logic. creep 5596d 02h /
236 Added the video converter testbench to the repository. creep 5596d 06h /
235 Bug #60: added a brief simulation to the video_converter module. creep 5596d 23h /
234 SBC Decimal mode 100% verified. creep 5602d 01h /
233 ADC and SBC are 100% verified in regular mode. Decimal mode still missing. creep 5602d 05h /
232 New video test. creep 5603d 23h /
231 Minor bugs fixed. gabrieloshiro 5604d 01h /
230 Changed TIA behavior. It is now pixel-based. creep 5604d 01h /
229 Created a one-line pattern. creep 5604d 05h /
228 gabrieloshiro 5604d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.