OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 255

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
255 Changed the PADS verilog description to minimize violations creep 5519d 04h /
254 Fixed a latch in the design creep 5519d 04h /
253 Changed the rw_mem signal name in the hierarchy creep 5542d 04h /
252 Added a stubs file for the pads. creep 5542d 04h /
251 Added the io wrapper creep 5542d 07h /
250 Synthesis script changed creep 5542d 08h /
249 Renamed the synthesis script creep 5543d 04h /
248 Added a low power synthesis script creep 5548d 02h /
247 Added the cpu mapped verilog creep 5548d 02h /
246 Added some older files plus the first syn script creep 5549d 07h /
245 Added a few dirs for the synthesis creep 5549d 07h /
244 Added a few dirs for the synthesis creep 5549d 07h /
243 Fixing STA_IDY bug creep 5591d 00h /
242 Bug regardind the STA_IDY opcode creep 5591d 03h /
241 Fixed half the problem with strange STA behavior. creep 5592d 02h /
240 Finally fixed the decimal mode! creep 5592d 05h /
239 Zero flag fixed for SBC while in Decimal Mode. Bug #34. gabrieloshiro 5592d 05h /
238 ALU file is linted. creep 5595d 03h /
237 Added a preliminary collision detection logic. creep 5596d 04h /
236 Added the video converter testbench to the repository. creep 5596d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.