OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 264

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
264 Final synthesis results. Gates, sdc, tcl, conf, etc. creep 5522d 10h /
263 Added the final reports from synthesis without a VCD creep 5522d 10h /
262 Final synthesis script. creep 5522d 10h /
261 Added a better clock gating scheme with enable sharing creep 5522d 13h /
260 removing useless files creep 5525d 07h /
259 sync creep 5525d 07h /
258 Fixed the input parametric testing logic, removed a pad. creep 5525d 07h /
257 Modified script for DFT creep 5547d 10h /
256 fp files creep 5547d 10h /
255 Changed the PADS verilog description to minimize violations creep 5547d 10h /
254 Fixed a latch in the design creep 5547d 10h /
253 Changed the rw_mem signal name in the hierarchy creep 5570d 11h /
252 Added a stubs file for the pads. creep 5570d 11h /
251 Added the io wrapper creep 5570d 14h /
250 Synthesis script changed creep 5570d 14h /
249 Renamed the synthesis script creep 5571d 10h /
248 Added a low power synthesis script creep 5576d 09h /
247 Added the cpu mapped verilog creep 5576d 09h /
246 Added some older files plus the first syn script creep 5577d 13h /
245 Added a few dirs for the synthesis creep 5577d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.