OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] - Rev 254

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
254 Fixed a latch in the design creep 5572d 12h /t6507lp/
253 Changed the rw_mem signal name in the hierarchy creep 5595d 13h /t6507lp/
252 Added a stubs file for the pads. creep 5595d 13h /t6507lp/
251 Added the io wrapper creep 5595d 16h /t6507lp/
250 Synthesis script changed creep 5595d 16h /t6507lp/
249 Renamed the synthesis script creep 5596d 12h /t6507lp/
248 Added a low power synthesis script creep 5601d 11h /t6507lp/
247 Added the cpu mapped verilog creep 5601d 11h /t6507lp/
246 Added some older files plus the first syn script creep 5602d 15h /t6507lp/
245 Added a few dirs for the synthesis creep 5602d 16h /t6507lp/
244 Added a few dirs for the synthesis creep 5602d 16h /t6507lp/
243 Fixing STA_IDY bug creep 5644d 08h /t6507lp/
242 Bug regardind the STA_IDY opcode creep 5644d 12h /t6507lp/
241 Fixed half the problem with strange STA behavior. creep 5645d 11h /t6507lp/
240 Finally fixed the decimal mode! creep 5645d 13h /t6507lp/
239 Zero flag fixed for SBC while in Decimal Mode. Bug #34. gabrieloshiro 5645d 14h /t6507lp/
238 ALU file is linted. creep 5648d 11h /t6507lp/
237 Added a preliminary collision detection logic. creep 5649d 12h /t6507lp/
236 Added the video converter testbench to the repository. creep 5649d 16h /t6507lp/
235 Bug #60: added a brief simulation to the video_converter module. creep 5650d 09h /t6507lp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.