OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 Grouping some instructions that have the same behavioral. gabrieloshiro 6080d 00h /t6507lp/
79 ALU testbench added. gabrieloshiro 6080d 01h /t6507lp/
78 ZPG coded and simulated. creep 6080d 01h /t6507lp/
77 ZPG coded. Simulation is halfway. creep 6080d 01h /t6507lp/
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.
creep 6080d 01h /t6507lp/
75 First working version! gabrieloshiro 6080d 01h /t6507lp/
74 The file now describes who is doing what. creep 6080d 02h /t6507lp/
73 Added schedule file into the readme file. creep 6080d 02h /t6507lp/
72 Project management folder. creep 6080d 02h /t6507lp/
71 Four addressing modes are simulated: immediate, accumulator, implied and absolute.
The simulation was done using a testbench that contains a small memory inside.
creep 6080d 02h /t6507lp/
70 Fixed several timing. Registered outputs working.
Only three adressing modes coded, the previous coding was erased.
creep 6083d 23h /t6507lp/
69 Added signal origin/destination. creep 6084d 00h /t6507lp/
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.
creep 6084d 01h /t6507lp/
67 File name change to lowercase. HAL says so! creep 6084d 03h /t6507lp/
66 File name change to lowercase. HAL says so! creep 6084d 03h /t6507lp/
65 Now the blocks are connected. gabrieloshiro 6084d 22h /t6507lp/
64 Constant were wrong. gabrieloshiro 6084d 22h /t6507lp/
63 Fixed several HAL warnings. Still plenty to do. creep 6084d 22h /t6507lp/
62 The DUT file name changed. creep 6084d 22h /t6507lp/
61 File name change to lowercase. HAL says so! creep 6084d 22h /t6507lp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.