OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 142

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
142 Alu bug fixed. Z and N flags depend on result, so they must be attributed after result is assigned. gabrieloshiro 6131d 06h /t6507lp/trunk/rtl/verilog/
141 t6507lp_alu.v is the correct name for the alu module. File name should always be the same as the module name. creep 6131d 07h /t6507lp/trunk/rtl/verilog/
140 Variable names were changed according to coding guidelines. gabrieloshiro 6131d 07h /t6507lp/trunk/rtl/verilog/
139 t6507lp_package.v was renamed to avoid uppercase. creep 6131d 07h /t6507lp/trunk/rtl/verilog/
136 Some minor coding style changes. gabrieloshiro 6132d 03h /t6507lp/trunk/rtl/verilog/
129 RTL and e files are truly linked now. Some very early coverage is done. creep 6136d 02h /t6507lp/trunk/rtl/verilog/
128 $write and $finish primitives were removed from synthesizable blocks. Latches were removed. Top level were fixed (rw_mem and mem_rw should have the same name). All blocks were synthesized. gabrieloshiro 6136d 06h /t6507lp/trunk/rtl/verilog/
127 Testbench created. Simulation is almost done! Everything seems to be working fine. gabrieloshiro 6136d 07h /t6507lp/trunk/rtl/verilog/
126 Added a wrapper for the ALU. This file creates the clock for Specman. creep 6136d 07h /t6507lp/trunk/rtl/verilog/
120 Added some extra commentaries. creep 6138d 03h /t6507lp/trunk/rtl/verilog/
119 removing old file. creep 6138d 05h /t6507lp/trunk/rtl/verilog/
118 The top level name was in uppercase. The correct is lowercase. creep 6138d 07h /t6507lp/trunk/rtl/verilog/
117 Fixed the top level and connected the entire project. creep 6138d 07h /t6507lp/trunk/rtl/verilog/
116 Changed the module instantiation into the dot form. creep 6138d 07h /t6507lp/trunk/rtl/verilog/
115 Renamed the signal control. It is mem_rw now. creep 6138d 07h /t6507lp/trunk/rtl/verilog/
114 Created a global timescale file for the project. Added to the top module. creep 6138d 08h /t6507lp/trunk/rtl/verilog/
113 Timescale was unified. gabrieloshiro 6138d 08h /t6507lp/trunk/rtl/verilog/
112 Created a global timescale file for the project. creep 6138d 08h /t6507lp/trunk/rtl/verilog/
111 Performed some linting after coding was finished. creep 6138d 23h /t6507lp/trunk/rtl/verilog/
110 All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage. creep 6139d 00h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.