OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 171

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
171 Removed debug messages. creep 6089d 10h /t6507lp/trunk/rtl/verilog/
169 ADC bugs finally fixed. gabrieloshiro 6090d 02h /t6507lp/trunk/rtl/verilog/
168 RTI fixed! now ALU doesn`t support RTI instruction anymore. gabrieloshiro 6090d 04h /t6507lp/trunk/rtl/verilog/
167 Now SBC is supposed to work. gabrieloshiro 6090d 04h /t6507lp/trunk/rtl/verilog/
166 Commiting again! gabrieloshiro 6090d 04h /t6507lp/trunk/rtl/verilog/
165 SBC and PHP fixed! gabrieloshiro 6090d 05h /t6507lp/trunk/rtl/verilog/
164 ADC with decimal mode bug... is it ok now? gabrieloshiro 6090d 06h /t6507lp/trunk/rtl/verilog/
163 Still having bugs on ADC with decimal flag! Is it correct now? gabrieloshiro 6090d 07h /t6507lp/trunk/rtl/verilog/
162 ADC with decimal mode ON, bug fixed! gabrieloshiro 6090d 07h /t6507lp/trunk/rtl/verilog/
161 Sum and subtract were wrong when D flag was HIGH. gabrieloshiro 6090d 08h /t6507lp/trunk/rtl/verilog/
158 Bug 28 fixed. PHA was not coping the register to alu_a output gabrieloshiro 6093d 04h /t6507lp/trunk/rtl/verilog/
157 gabrieloshiro 6093d 04h /t6507lp/trunk/rtl/verilog/
156 Some bugs were fixed. Testbench were expecting wrong values sometimes. gabrieloshiro 6093d 06h /t6507lp/trunk/rtl/verilog/
154 BRK_IMP was asserting 0 to B flag.

Bug report #25 fixed.		 gabrieloshiro 6093d 10h /t6507lp/trunk/rtl/verilog/
153 Added a few more instructions to the checker. Removed prints to speed up Specman. creep 6094d 04h /t6507lp/trunk/rtl/verilog/
152 Bug #24 from trac was fixed. gabrieloshiro 6094d 04h /t6507lp/trunk/rtl/verilog/
151 tah comitado! gabrieloshiro 6094d 05h /t6507lp/trunk/rtl/verilog/
150 Bug #24 from trac might be fixed. Processor register is working properly. gabrieloshiro 6094d 05h /t6507lp/trunk/rtl/verilog/
149 Bug #24 from trac might be fixed. Processor register is working properly. gabrieloshiro 6094d 06h /t6507lp/trunk/rtl/verilog/
148 Reset assertion was commented. It was not working properly. gabrieloshiro 6094d 06h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.