OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 217

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
217 All write operations at the TIA are coded. creep 5740d 14h /t6507lp/trunk/rtl/verilog/
216 Register bank at TIA properly set. Working on the R/W instructions. creep 5741d 10h /t6507lp/trunk/rtl/verilog/
215 Adding the video module. creep 5742d 11h /t6507lp/trunk/rtl/verilog/
214 Added the keyboard controller to the 2600.v top level file. creep 5742d 14h /t6507lp/trunk/rtl/verilog/
212 Bug #56: ZPX page crossing. creep 5747d 15h /t6507lp/trunk/rtl/verilog/
211 Added the keyboard controller testbench to the repository creep 5747d 16h /t6507lp/trunk/rtl/verilog/
205 Bug #51: NOP shouldnt feed the ALU with enable 1'b1. creep 5750d 09h /t6507lp/trunk/rtl/verilog/
204 Finished coding the RIOT. creep 5750d 10h /t6507lp/trunk/rtl/verilog/
203 Adding the RIOT testbench creep 5750d 14h /t6507lp/trunk/rtl/verilog/
202 Bug #49: RTI and RTS behavior was recoded. creep 5753d 08h /t6507lp/trunk/rtl/verilog/
201 Linted the RIOT file. creep 5753d 09h /t6507lp/trunk/rtl/verilog/
200 Bug #48: SP wrong after decrement. creep 5753d 12h /t6507lp/trunk/rtl/verilog/
199 Fixed two warning messages at the FSM. creep 5753d 12h /t6507lp/trunk/rtl/verilog/
198 Removed the old I/O file creep 5753d 15h /t6507lp/trunk/rtl/verilog/
197 Adeed the three modules (io, ram, timer). creep 5753d 15h /t6507lp/trunk/rtl/verilog/
196 Syncing both repositories. creep 5754d 08h /t6507lp/trunk/rtl/verilog/
195 FSM was locking on TSX/TXS. creep 5754d 12h /t6507lp/trunk/rtl/verilog/
194 Fixing bug #45 creep 5754d 14h /t6507lp/trunk/rtl/verilog/
193 Added the io module at the RIOT. creep 5755d 09h /t6507lp/trunk/rtl/verilog/
192 Added the RIOT top level. creep 5755d 11h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.