URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 239

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
239	Zero flag fixed for SBC while in Decimal Mode. Bug #34.	gabrieloshiro	6013d 10h	/t6507lp/trunk/rtl/verilog/
238	ALU file is linted.	creep	6016d 08h	/t6507lp/trunk/rtl/verilog/
237	Added a preliminary collision detection logic.	creep	6017d 09h	/t6507lp/trunk/rtl/verilog/
236	Added the video converter testbench to the repository.	creep	6017d 12h	/t6507lp/trunk/rtl/verilog/
235	Bug #60: added a brief simulation to the video_converter module.	creep	6018d 05h	/t6507lp/trunk/rtl/verilog/
234	SBC Decimal mode 100% verified.	creep	6023d 07h	/t6507lp/trunk/rtl/verilog/
233	ADC and SBC are 100% verified in regular mode. Decimal mode still missing.	creep	6023d 11h	/t6507lp/trunk/rtl/verilog/
232	New video test.	creep	6025d 05h	/t6507lp/trunk/rtl/verilog/
231	Minor bugs fixed.	gabrieloshiro	6025d 07h	/t6507lp/trunk/rtl/verilog/
230	Changed TIA behavior. It is now pixel-based.	creep	6025d 07h	/t6507lp/trunk/rtl/verilog/
229	Created a one-line pattern.	creep	6025d 12h	/t6507lp/trunk/rtl/verilog/
228		gabrieloshiro	6025d 12h	/t6507lp/trunk/rtl/verilog/
227	Fixing conflicts.	creep	6025d 12h	/t6507lp/trunk/rtl/verilog/
226	work plz	creep	6025d 12h	/t6507lp/trunk/rtl/verilog/
225	Minor changes!	gabrieloshiro	6026d 04h	/t6507lp/trunk/rtl/verilog/
224	Added a top level for the tests.	creep	6026d 06h	/t6507lp/trunk/rtl/verilog/
223	Minor sintax errors fixed.	gabrieloshiro	6026d 07h	/t6507lp/trunk/rtl/verilog/
222	Added a simple line-by-line tester.	creep	6026d 08h	/t6507lp/trunk/rtl/verilog/
221	Added a VGA controller.	creep	6026d 12h	/t6507lp/trunk/rtl/verilog/
220	Bug #59: video converter done.	creep	6027d 06h	/t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 239

Filtering Options