OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_alu.v] - Rev 181

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
181 This time ADC decimal should be working properly and SBC (normal mode) should be back to its accurate behavior gabrieloshiro 6096d 10h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
179 STA, STY and STX fixed gabrieloshiro 6096d 12h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
178 STA, STY and STX fixed gabrieloshiro 6096d 12h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
176 RTI works for me gabrieloshiro 6096d 15h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
175 PLP and RTI should be working according to stella now. STATUS <= alu_a. gabrieloshiro 6097d 11h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
174 SBC borrow flag bug fixed... again gabrieloshiro 6097d 11h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
173 SBC bug fixed. Borrow should be working properly. gabrieloshiro 6097d 12h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
172 RTI supported to be compatible with stella gabrieloshiro 6097d 14h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
171 Removed debug messages. creep 6097d 15h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
169 ADC bugs finally fixed. gabrieloshiro 6098d 07h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
168 RTI fixed! now ALU doesn`t support RTI instruction anymore. gabrieloshiro 6098d 08h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
167 Now SBC is supposed to work. gabrieloshiro 6098d 09h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
166 Commiting again! gabrieloshiro 6098d 09h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
165 SBC and PHP fixed! gabrieloshiro 6098d 09h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
164 ADC with decimal mode bug... is it ok now? gabrieloshiro 6098d 10h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
163 Still having bugs on ADC with decimal flag! Is it correct now? gabrieloshiro 6098d 11h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
162 ADC with decimal mode ON, bug fixed! gabrieloshiro 6098d 11h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
161 Sum and subtract were wrong when D flag was HIGH. gabrieloshiro 6098d 12h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
158 Bug 28 fixed. PHA was not coping the register to alu_a output gabrieloshiro 6101d 09h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
157 gabrieloshiro 6101d 09h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.