OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_alu.v] - Rev 239

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 Zero flag fixed for SBC while in Decimal Mode. Bug #34. gabrieloshiro 5671d 03h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
238 ALU file is linted. creep 5674d 00h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
234 SBC Decimal mode 100% verified. creep 5681d 00h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
233 ADC and SBC are 100% verified in regular mode. Decimal mode still missing. creep 5681d 04h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
224 Added a top level for the tests. creep 5683d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
186 Testbench has a lot of new tests. gabrieloshiro 5716d 20h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
184 TXA and TYA behavior were changed. Now alu_result dont receive A value gabrieloshiro 5717d 05h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
183 STA, STY and STX should be working now gabrieloshiro 5717d 21h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
181 This time ADC decimal should be working properly and SBC (normal mode) should be back to its accurate behavior gabrieloshiro 5718d 00h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
179 STA, STY and STX fixed gabrieloshiro 5718d 03h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
178 STA, STY and STX fixed gabrieloshiro 5718d 03h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
176 RTI works for me gabrieloshiro 5718d 05h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
175 PLP and RTI should be working according to stella now. STATUS <= alu_a. gabrieloshiro 5719d 01h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
174 SBC borrow flag bug fixed... again gabrieloshiro 5719d 02h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
173 SBC bug fixed. Borrow should be working properly. gabrieloshiro 5719d 02h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
172 RTI supported to be compatible with stella gabrieloshiro 5719d 04h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
171 Removed debug messages. creep 5719d 05h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
169 ADC bugs finally fixed. gabrieloshiro 5719d 21h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
168 RTI fixed! now ALU doesn`t support RTI instruction anymore. gabrieloshiro 5719d 22h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
167 Now SBC is supposed to work. gabrieloshiro 5719d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
166 Commiting again! gabrieloshiro 5719d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
165 SBC and PHP fixed! gabrieloshiro 5719d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
164 ADC with decimal mode bug... is it ok now? gabrieloshiro 5720d 00h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
163 Still having bugs on ADC with decimal flag! Is it correct now? gabrieloshiro 5720d 01h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
162 ADC with decimal mode ON, bug fixed! gabrieloshiro 5720d 01h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
161 Sum and subtract were wrong when D flag was HIGH. gabrieloshiro 5720d 02h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
158 Bug 28 fixed. PHA was not coping the register to alu_a output gabrieloshiro 5722d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
157 gabrieloshiro 5722d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
156 Some bugs were fixed. Testbench were expecting wrong values sometimes. gabrieloshiro 5723d 01h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
154 BRK_IMP was asserting 0 to B flag.

Bug report #25 fixed.
gabrieloshiro 5723d 05h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.