OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [video.v] - Rev 255

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
246 Added some older files plus the first syn script creep 5628d 11h /t6507lp/trunk/rtl/verilog/video.v
238 ALU file is linted. creep 5674d 06h /t6507lp/trunk/rtl/verilog/video.v
237 Added a preliminary collision detection logic. creep 5675d 07h /t6507lp/trunk/rtl/verilog/video.v
235 Bug #60: added a brief simulation to the video_converter module. creep 5676d 04h /t6507lp/trunk/rtl/verilog/video.v
222 Added a simple line-by-line tester. creep 5684d 07h /t6507lp/trunk/rtl/verilog/video.v
221 Added a VGA controller. creep 5684d 10h /t6507lp/trunk/rtl/verilog/video.v
218 Added the video converter. creep 5688d 04h /t6507lp/trunk/rtl/verilog/video.v
217 All write operations at the TIA are coded. creep 5689d 10h /t6507lp/trunk/rtl/verilog/video.v
216 Register bank at TIA properly set. Working on the R/W instructions. creep 5690d 06h /t6507lp/trunk/rtl/verilog/video.v
215 Adding the video module. creep 5691d 07h /t6507lp/trunk/rtl/verilog/video.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.