Subversion Repositories t6507lp

[/] [t6507lp] - Rev 264


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
264 Final synthesis results. Gates, sdc, tcl, conf, etc. creep 5430d 11h /t6507lp
263 Added the final reports from synthesis without a VCD creep 5430d 12h /t6507lp
262 Final synthesis script. creep 5430d 12h /t6507lp
261 Added a better clock gating scheme with enable sharing creep 5430d 14h /t6507lp
260 removing useless files creep 5433d 08h /t6507lp
259 sync creep 5433d 08h /t6507lp
258 Fixed the input parametric testing logic, removed a pad. creep 5433d 09h /t6507lp
257 Modified script for DFT creep 5455d 11h /t6507lp
256 fp files creep 5455d 11h /t6507lp
255 Changed the PADS verilog description to minimize violations creep 5455d 11h /t6507lp
254 Fixed a latch in the design creep 5455d 11h /t6507lp
253 Changed the rw_mem signal name in the hierarchy creep 5478d 12h /t6507lp
252 Added a stubs file for the pads. creep 5478d 12h /t6507lp
251 Added the io wrapper creep 5478d 15h /t6507lp
250 Synthesis script changed creep 5478d 15h /t6507lp
249 Renamed the synthesis script creep 5479d 11h /t6507lp
248 Added a low power synthesis script creep 5484d 10h /t6507lp
247 Added the cpu mapped verilog creep 5484d 10h /t6507lp
246 Added some older files plus the first syn script creep 5485d 15h /t6507lp
245 Added a few dirs for the synthesis creep 5485d 15h /t6507lp

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.