OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 261

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
261 Added a better clock gating scheme with enable sharing creep 5524d 08h /
260 removing useless files creep 5527d 03h /
259 sync creep 5527d 03h /
258 Fixed the input parametric testing logic, removed a pad. creep 5527d 03h /
257 Modified script for DFT creep 5549d 05h /
256 fp files creep 5549d 06h /
255 Changed the PADS verilog description to minimize violations creep 5549d 06h /
254 Fixed a latch in the design creep 5549d 06h /
253 Changed the rw_mem signal name in the hierarchy creep 5572d 06h /
252 Added a stubs file for the pads. creep 5572d 06h /
251 Added the io wrapper creep 5572d 09h /
250 Synthesis script changed creep 5572d 10h /
249 Renamed the synthesis script creep 5573d 06h /
248 Added a low power synthesis script creep 5578d 04h /
247 Added the cpu mapped verilog creep 5578d 04h /
246 Added some older files plus the first syn script creep 5579d 09h /
245 Added a few dirs for the synthesis creep 5579d 09h /
244 Added a few dirs for the synthesis creep 5579d 09h /
243 Fixing STA_IDY bug creep 5621d 02h /
242 Bug regardind the STA_IDY opcode creep 5621d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.