OpenCores
URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 UART16750: Updated testbench hasw 5185d 13h /
24 Inverted low active outputs when RST is active hasw 5185d 13h /
23 Fixed paths in Makefile for simulation hasw 5549d 16h /
22 Removed old stimuli data file, created by perl script hasw 5549d 16h /
21 Updated simulation files hasw 5549d 16h /
20 UART16750: Check only half of the stop bit in the receiver to resume faster to the IDLE state hasw 5679d 14h /
19 Added old uploaded documents to new repository. root 5695d 18h /
18 Added old uploaded documents to new repository. root 5696d 00h /
17 New directory structure. root 5696d 00h /
16 UART16750: Added example project hasw 5716d 11h /
15 UART16750: Decreased input filter size. De-assert IIR FIFO64 when FIFO is disabled. Fixed typo. Added FIFO 64 tests. hasw 5725d 14h /
14 UART16750: Decreased input filter size. De-assert IIR FIFO64 when FIFO is disabled. Fixed typo. Added FIFO 64 tests. hasw 5726d 15h /
13 UART16750: Added automatic flow control hasw 5739d 16h /
12 UART16750: Updated stimuli script with automatic flow control tests hasw 5739d 16h /
11 UART16750: Removed dependency from std_logic_unsigned hasw 5739d 17h /
10 UART16750: Removed dependency from std_logic_unsigned hasw 5739d 17h /
9 Registered control line outputs hasw 5748d 18h /
8 Make memory read in generic FIFO model synchronous for optimized used with XST hasw 5748d 18h /
7 Removed async. reset of FIFO memory cells for optimized usage of default FIFO model with XST hasw 5749d 23h /
6 THR empty interrupt register connected to RST hasw 5750d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.