OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] - Rev 10

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 add maximum simulation time + refine the reporting phase HanySalah 2585d 11h /uart2bus_testbench/
9 Change the verbosity of passed test message to be UVM_HIGH + add the reporting message in the report phase in testfile HanySalah 2585d 12h /uart2bus_testbench/
8 HanySalah 2714d 17h /uart2bus_testbench/
7 Remove run tests from topmodule HanySalah 3073d 09h /uart2bus_testbench/
6 HanySalah 3073d 09h /uart2bus_testbench/
5 remove coverage requirement section HanySalah 3073d 21h /uart2bus_testbench/
4 HanySalah 3073d 22h /uart2bus_testbench/
3 HanySalah 3073d 22h /uart2bus_testbench/
2 Initial Version HanySalah 3099d 11h /uart2bus_testbench/
1 The project and the structure was created root 3100d 00h /uart2bus_testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.