OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [analysis/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 add maximum simulation time + refine the reporting phase HanySalah 2583d 02h /uart2bus_testbench/trunk/tb/analysis/
9 Change the verbosity of passed test message to be UVM_HIGH + add the reporting message in the report phase in testfile HanySalah 2583d 02h /uart2bus_testbench/trunk/tb/analysis/
3 HanySalah 3071d 13h /uart2bus_testbench/trunk/tb/analysis/
2 Initial Version HanySalah 3097d 02h /uart2bus_testbench/trunk/tb/analysis/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.