OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [test/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 + add the first edition of coverage driven methodogy for text mode only HanySalah 2589d 16h /uart2bus_testbench/trunk/tb/test/
10 add maximum simulation time + refine the reporting phase HanySalah 2589d 17h /uart2bus_testbench/trunk/tb/test/
9 Change the verbosity of passed test message to be UVM_HIGH + add the reporting message in the report phase in testfile HanySalah 2589d 18h /uart2bus_testbench/trunk/tb/test/
8 HanySalah 2719d 00h /uart2bus_testbench/trunk/tb/test/
3 HanySalah 3078d 05h /uart2bus_testbench/trunk/tb/test/
2 Initial Version HanySalah 3103d 18h /uart2bus_testbench/trunk/tb/test/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.