OpenCores

URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Error creating feed file, please check write permissions.
a-z80 WebSVN RSS feed - a-z80 https://lists.opencores.org/websvn//websvn/listing?repname=a-z80&path=%2Fa-z80%2F& Mon, 09 Mar 2026 14:46:22 +0100 FeedCreator 1.7.2 Documentation update https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=22 <div>Rev 22 - gdevic (9 file(s) modified)</div><div>Documentation update</div>~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf ~ /a-z80/trunk/docs/QuickStart.docx ~ /a-z80/trunk/docs/QuickStart.pdf ~ /a-z80/trunk/readme.txt ~ /a-z80/trunk/resources/process-pla.py ~ /a-z80/trunk/tools/readme.txt ~ /a-z80/trunk/tools/z80_pla_checker/readme.txt ~ /a-z80/trunk/tools/zmac/readme.txt gdevic Sun, 12 Jul 2020 16:35:29 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=22 Update zmac assembler to version 5jan2019 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=21 <div>Rev 21 - gdevic (2 file(s) modified)</div><div>Update zmac assembler to version 5jan2019</div>~ /a-z80/trunk/tools/zmac/zmac.exe ~ /a-z80/trunk/tools/zmac/zmac.html gdevic Tue, 05 May 2020 15:23:51 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=21 Revert "Corrected unconnected enable line" in memory_ifc module. ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=20 <div>Rev 20 - gdevic (2 file(s) modified)</div><div>Revert "Corrected unconnected enable line" in memory_ifc module. Fixes erroneous ...</div>~ /a-z80/trunk/cpu/control/memory_ifc.bdf ~ /a-z80/trunk/cpu/control/memory_ifc.v gdevic Mon, 10 Dec 2018 01:19:18 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=20 Some documentation updates https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=19 <div>Rev 19 - gdevic (7 file(s) modified)</div><div>Some documentation updates</div>~ /a-z80/trunk/cpu/export.py ~ /a-z80/trunk/cpu/top-level-files.txt ~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf ~ /a-z80/trunk/docs/QuickStart.docx ~ /a-z80/trunk/docs/QuickStart.pdf ~ /a-z80/trunk/readme.txt gdevic Wed, 28 Nov 2018 20:55:30 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=19 Correctly latch IO RW wait request Fixed ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=18 <div>Rev 18 - gdevic (5 file(s) modified)</div><div>Correctly latch IO RW wait request Fixed ...</div>~ /a-z80/trunk/cpu/control/memory_ifc.bdf ~ /a-z80/trunk/cpu/control/memory_ifc.v + /a-z80/trunk/cpu/readme.txt ~ /a-z80/trunk/cpu/top-level-files.txt ~ /a-z80/trunk/readme.txt gdevic Sat, 24 Feb 2018 06:48:20 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=18 z80: Release 5 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=17 <div>Rev 17 - gdevic (10 file(s) modified)</div><div>z80: Release 5</div>~ /a-z80/trunk/cpu/bus/data_pins_lattice.v ~ /a-z80/trunk/cpu/export.py ~ /a-z80/trunk/cpu/top-level-files.txt ~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf ~ /a-z80/trunk/docs/QuickStart.docx ~ /a-z80/trunk/docs/QuickStart.pdf ~ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.xise ~ /a-z80/trunk/host/common/uart.v ~ /a-z80/trunk/readme.txt gdevic Thu, 12 Jan 2017 07:02:24 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=17 Simplify by adding nhold_clk_wait Inverted version is used to feel AND ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=16 <div>Rev 16 - gdevic (26 file(s) modified)</div><div>Simplify by adding nhold_clk_wait Inverted version is used to feel AND ...</div>~ /a-z80/trunk/cpu/alu/alu_flags.bdf ~ /a-z80/trunk/cpu/alu/alu_flags.bsf ~ /a-z80/trunk/cpu/alu/alu_flags.v ~ /a-z80/trunk/cpu/control/clk_delay.bdf ~ /a-z80/trunk/cpu/control/clk_delay.bsf ~ /a-z80/trunk/cpu/control/clk_delay.v ~ /a-z80/trunk/cpu/control/decode_state.bdf ~ /a-z80/trunk/cpu/control/decode_state.bsf ~ /a-z80/trunk/cpu/control/decode_state.v ~ /a-z80/trunk/cpu/control/ir.bdf ~ /a-z80/trunk/cpu/control/ir.bsf ~ /a-z80/trunk/cpu/control/ir.v ~ /a-z80/trunk/cpu/control/memory_ifc.bdf ~ /a-z80/trunk/cpu/control/memory_ifc.bsf ~ /a-z80/trunk/cpu/control/memory_ifc.v ~ /a-z80/trunk/cpu/control/resets.bdf ~ /a-z80/trunk/cpu/control/resets.bsf ~ /a-z80/trunk/cpu/control/resets.v ~ /a-z80/trunk/cpu/control/simulation/modelsim/wave_reset.do ~ /a-z80/trunk/cpu/control/test_reset.sv ~ /a-z80/trunk/cpu/registers/reg_control.bdf ~ /a-z80/trunk/cpu/registers/reg_control.bsf ~ /a-z80/trunk/cpu/registers/reg_control.v ~ /a-z80/trunk/cpu/registers/test_registers.sv ~ /a-z80/trunk/cpu/toplevel/coremodules.vh ~ /a-z80/trunk/cpu/toplevel/globals.vh gdevic Sat, 10 Dec 2016 16:06:34 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=16 zxspectrum: Fix few Quartus warnings https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=15 <div>Rev 15 - gdevic (2 file(s) modified)</div><div>zxspectrum: Fix few Quartus warnings</div>~ /a-z80/trunk/host/zxspectrum_de1/ula/i2s_intf.vhd ~ /a-z80/trunk/host/zxspectrum_de1/ula/zx_kbd.sv gdevic Sat, 10 Dec 2016 04:55:23 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=15 Add hold_clk_wait to ALU CFL latch This correctly delays latching the ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=14 <div>Rev 14 - gdevic (5 file(s) modified)</div><div>Add hold_clk_wait to ALU CFL latch This correctly delays latching the ...</div>~ /a-z80/trunk/cpu/alu/alu_flags.bdf ~ /a-z80/trunk/cpu/alu/alu_flags.bsf ~ /a-z80/trunk/cpu/alu/alu_flags.v ~ /a-z80/trunk/cpu/toplevel/coremodules.vh ~ /a-z80/trunk/host/common/uart.v gdevic Sat, 10 Dec 2016 04:16:14 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=14 Full support for nWAIT during M1 and memory cycles This set ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=13 <div>Rev 13 - gdevic (46 file(s) modified)</div><div>Full support for nWAIT during M1 and memory cycles This set ...</div>+ /a-z80/trunk/cpu/bus/data_pins_lattice.v ~ /a-z80/trunk/cpu/control/decode_state.bdf ~ /a-z80/trunk/cpu/control/decode_state.bsf ~ /a-z80/trunk/cpu/control/decode_state.v ~ /a-z80/trunk/cpu/control/execute.bsf ~ /a-z80/trunk/cpu/control/execute.v ~ /a-z80/trunk/cpu/control/exec_matrix.vh ~ /a-z80/trunk/cpu/control/exec_matrix_compiled.vh ~ /a-z80/trunk/cpu/control/exec_module.vh ~ /a-z80/trunk/cpu/control/exec_zero.vh ~ /a-z80/trunk/cpu/control/gencompile.py ~ /a-z80/trunk/cpu/control/ir.bdf ~ /a-z80/trunk/cpu/control/ir.bsf ~ /a-z80/trunk/cpu/control/ir.v ~ /a-z80/trunk/cpu/control/memory_ifc.bdf ~ /a-z80/trunk/cpu/control/memory_ifc.bsf ~ /a-z80/trunk/cpu/control/memory_ifc.v ~ /a-z80/trunk/cpu/control/resets.bdf ~ /a-z80/trunk/cpu/control/resets.bsf ~ /a-z80/trunk/cpu/control/resets.v ~ /a-z80/trunk/cpu/control/simulation/modelsim/wave_reset.do ~ /a-z80/trunk/cpu/control/test_reset.sv ~ /a-z80/trunk/cpu/control/timing_macros.i ~ /a-z80/trunk/cpu/export.py ~ /a-z80/trunk/cpu/registers/reg_control.bdf ~ /a-z80/trunk/cpu/registers/reg_control.bsf ~ /a-z80/trunk/cpu/registers/reg_control.v ~ /a-z80/trunk/cpu/registers/test_registers.sv ~ /a-z80/trunk/cpu/top-level-files.txt ~ /a-z80/trunk/cpu/toplevel/coremodules.vh ~ /a-z80/trunk/cpu/toplevel/genfuse.py ~ /a-z80/trunk/cpu/toplevel/globals.vh ~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_fuse.do ~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_top.do ~ /a-z80/trunk/cpu/toplevel/test_fuse.vh ~ /a-z80/trunk/host/basic_de1/basic_de1.qsf ~ /a-z80/trunk/host/basic_de1/basic_de1_fpga.sv ~ /a-z80/trunk/host/basic_de1/basic_de1_ModelSim.sv ~ /a-z80/trunk/host/basic_de1/simulation/modelsim/test_host.mpf ~ /a-z80/trunk/host/basic_de1/simulation/modelsim/wave_host.do + /a-z80/trunk/host/common/wait_state.bdf + /a-z80/trunk/host/common/wait_state.bsf + /a-z80/trunk/host/common/wait_state.v ~ /a-z80/trunk/host/zxspectrum_de1/rom/combined.rom ~ /a-z80/trunk/host/zxspectrum_de1/ula/ula.sv ~ /a-z80/trunk/host/zxspectrum_de1/ula/zx_kbd.sv gdevic Fri, 09 Dec 2016 07:38:06 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=13 Explicitly set python to execute within a batch file https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=12 <div>Rev 12 - gdevic (1 file(s) modified)</div><div>Explicitly set python to execute within a batch file</div>~ /a-z80/trunk/tools/zmac/make_modelsim.bat gdevic Sat, 26 Nov 2016 15:14:24 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=12 zxspectrum improvements: - Added ZX Spectrum ROM mods as described in ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=11 <div>Rev 11 - gdevic (5 file(s) modified)</div><div>zxspectrum improvements: - Added ZX Spectrum ROM mods as described in ...</div>~ /a-z80/trunk/host/zxspectrum_de1/rom/readme.txt ~ /a-z80/trunk/host/zxspectrum_de1/rom/zxspectrum_rom.asm ~ /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.qsf + /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.sdc ~ /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.sv gdevic Thu, 28 Apr 2016 05:42:19 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=11 zxspectrum: Various improvements - Fixed keyboard bug (by Bogdan S.) - Minor ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=10 <div>Rev 10 - gdevic (6 file(s) modified)</div><div>zxspectrum: Various improvements - Fixed keyboard bug (by Bogdan S.) - Minor ...</div>~ /a-z80/trunk/host/zxspectrum_de1/ula/ps2_kbd.sv ~ /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.sv ~ /a-z80/trunk/host/zxspectrum_de1/ula/ula.sv ~ /a-z80/trunk/host/zxspectrum_de1/ula/video.sv ~ /a-z80/trunk/host/zxspectrum_de1/ula/zx_kbd.sv ~ /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.sv gdevic Sun, 13 Mar 2016 15:19:09 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=10 Updated documentation https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=9 <div>Rev 9 - gdevic (4 file(s) modified)</div><div>Updated documentation</div>~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf ~ /a-z80/trunk/docs/QuickStart.docx ~ /a-z80/trunk/docs/QuickStart.pdf gdevic Sat, 12 Mar 2016 21:34:30 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=9 z80: Release 4 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=8 <div>Rev 8 - gdevic (318 file(s) modified)</div><div>z80: Release 4</div>~ /a-z80/trunk/cpu/alu/alu_flags.bdf ~ /a-z80/trunk/cpu/alu/alu_flags.bsf ~ /a-z80/trunk/cpu/alu/alu_flags.v ~ /a-z80/trunk/cpu/alu/simulation/modelsim/test_alu.mpf ~ /a-z80/trunk/cpu/bus/address_latch.bdf ~ /a-z80/trunk/cpu/bus/address_latch.bsf ~ /a-z80/trunk/cpu/bus/address_latch.v ~ /a-z80/trunk/cpu/bus/bus_control.bdf ~ /a-z80/trunk/cpu/bus/bus_control.bsf ~ /a-z80/trunk/cpu/bus/bus_control.v - /a-z80/trunk/cpu/bus/bus_switch.sv + /a-z80/trunk/cpu/bus/bus_switch.v ~ /a-z80/trunk/cpu/bus/data_pins.bdf ~ /a-z80/trunk/cpu/bus/data_pins.bsf ~ /a-z80/trunk/cpu/bus/data_pins.v ~ /a-z80/trunk/cpu/bus/simulation/modelsim/test_bus.mpf ~ /a-z80/trunk/cpu/bus/simulation/modelsim/wave_bus.do ~ /a-z80/trunk/cpu/bus/test_bus.qsf ~ /a-z80/trunk/cpu/bus/test_bus.sv ~ /a-z80/trunk/cpu/bus/test_pins.sv ~ /a-z80/trunk/cpu/control/clk_delay.bdf ~ /a-z80/trunk/cpu/control/execute.bsf - /a-z80/trunk/cpu/control/execute.sv + /a-z80/trunk/cpu/control/execute.v ~ /a-z80/trunk/cpu/control/exec_matrix.vh + /a-z80/trunk/cpu/control/exec_matrix_compiled.vh ~ /a-z80/trunk/cpu/control/exec_module.vh ~ /a-z80/trunk/cpu/control/exec_zero.vh + /a-z80/trunk/cpu/control/gencompile.py ~ /a-z80/trunk/cpu/control/genmatrix.py ~ /a-z80/trunk/cpu/control/genref.py ~ /a-z80/trunk/cpu/control/interrupts.bdf ~ /a-z80/trunk/cpu/control/interrupts.bsf ~ /a-z80/trunk/cpu/control/interrupts.v ~ /a-z80/trunk/cpu/control/ir.bdf ~ /a-z80/trunk/cpu/control/ir.bsf ~ /a-z80/trunk/cpu/control/ir.v - /a-z80/trunk/cpu/control/pla_decode.sv + /a-z80/trunk/cpu/control/pla_decode.v ~ /a-z80/trunk/cpu/control/resets.bdf ~ /a-z80/trunk/cpu/control/resets.v ~ /a-z80/trunk/cpu/control/sequencer.bdf ~ /a-z80/trunk/cpu/control/sequencer.bsf ~ /a-z80/trunk/cpu/control/sequencer.v ~ /a-z80/trunk/cpu/control/simulation/modelsim/test_control.mpf ~ /a-z80/trunk/cpu/control/simulation/modelsim/wave_sequencer.do + /a-z80/trunk/cpu/control/temp_wires.vh ~ /a-z80/trunk/cpu/control/test_control.qsf ~ /a-z80/trunk/cpu/control/test_decode.sv ~ /a-z80/trunk/cpu/control/test_interrupts.sv ~ /a-z80/trunk/cpu/control/test_reset.sv ~ /a-z80/trunk/cpu/control/test_sequencer.sv ~ /a-z80/trunk/cpu/control/Timings.csv ~ /a-z80/trunk/cpu/control/Timings.xlsm ~ /a-z80/trunk/cpu/control/timing_macros.i + /a-z80/trunk/cpu/copyleft.txt - /a-z80/trunk/cpu/deploy + /a-z80/trunk/cpu/export.py ~ /a-z80/trunk/cpu/registers/reg_control.bdf ~ /a-z80/trunk/cpu/registers/reg_control.bsf ~ /a-z80/trunk/cpu/registers/reg_control.v ~ /a-z80/trunk/cpu/registers/reg_file.bdf ~ /a-z80/trunk/cpu/registers/reg_file.bsf ~ /a-z80/trunk/cpu/registers/reg_file.v ~ /a-z80/trunk/cpu/registers/simulation/modelsim/test_registers.mpf ~ /a-z80/trunk/cpu/registers/simulation/modelsim/wave_registers.do ~ /a-z80/trunk/cpu/registers/test_regfile.sv ~ /a-z80/trunk/cpu/registers/test_registers.sv ~ /a-z80/trunk/cpu/top-level-files.txt ~ /a-z80/trunk/cpu/toplevel/core.vh + /a-z80/trunk/cpu/toplevel/coremodules.vh + /a-z80/trunk/cpu/toplevel/gencoremodules.py ~ /a-z80/trunk/cpu/toplevel/genfuse.py ~ /a-z80/trunk/cpu/toplevel/genglobals.py ~ /a-z80/trunk/cpu/toplevel/globals.vh ~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/test_top.mpf ~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_fuse.do ~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_top.do ~ /a-z80/trunk/cpu/toplevel/test_fuse.vh ~ /a-z80/trunk/cpu/toplevel/test_top.sv ~ /a-z80/trunk/cpu/toplevel/toplevel.bdf - /a-z80/trunk/cpu/toplevel/z80_top_direct_n.sv + /a-z80/trunk/cpu/toplevel/z80_top_direct_n.v ~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf + /a-z80/trunk/docs/pdf + /a-z80/trunk/docs/pdf/a-z80-toplevel.pdf + /a-z80/trunk/docs/pdf/address_latch.pdf + /a-z80/trunk/docs/pdf/address_mux.pdf + /a-z80/trunk/docs/pdf/address_pins.pdf + /a-z80/trunk/docs/pdf/alu.pdf + /a-z80/trunk/docs/pdf/alu_bit_select.pdf + /a-z80/trunk/docs/pdf/alu_control.pdf + /a-z80/trunk/docs/pdf/alu_core.pdf + /a-z80/trunk/docs/pdf/alu_flags.pdf + /a-z80/trunk/docs/pdf/alu_mux_2.pdf + /a-z80/trunk/docs/pdf/alu_mux_2z.pdf + /a-z80/trunk/docs/pdf/alu_mux_3z.pdf + /a-z80/trunk/docs/pdf/alu_mux_4.pdf + /a-z80/trunk/docs/pdf/alu_mux_8.pdf + /a-z80/trunk/docs/pdf/alu_prep_daa.pdf + /a-z80/trunk/docs/pdf/alu_select.pdf + /a-z80/trunk/docs/pdf/alu_shifter_core.pdf + /a-z80/trunk/docs/pdf/alu_slice.pdf + /a-z80/trunk/docs/pdf/bus_control.pdf + /a-z80/trunk/docs/pdf/clk_delay.pdf + /a-z80/trunk/docs/pdf/control_pins_n.pdf + /a-z80/trunk/docs/pdf/data_pins.pdf + /a-z80/trunk/docs/pdf/data_switch.pdf + /a-z80/trunk/docs/pdf/data_switch_mask.pdf + /a-z80/trunk/docs/pdf/decode_state.pdf + /a-z80/trunk/docs/pdf/inc_dec.pdf + /a-z80/trunk/docs/pdf/inc_dec_2bit.pdf + /a-z80/trunk/docs/pdf/interrupts.pdf + /a-z80/trunk/docs/pdf/ir.pdf + /a-z80/trunk/docs/pdf/memory_ifc.pdf + /a-z80/trunk/docs/pdf/pin_control.pdf + /a-z80/trunk/docs/pdf/reg_control.pdf + /a-z80/trunk/docs/pdf/reg_file.pdf + /a-z80/trunk/docs/pdf/reg_latch.pdf + /a-z80/trunk/docs/pdf/resets.pdf + /a-z80/trunk/docs/pdf/sequencer.pdf - /a-z80/trunk/docs/png/z80-address_latch.png - /a-z80/trunk/docs/png/z80-address_mux.png ~ /a-z80/trunk/docs/png/z80-address_pins.png ~ /a-z80/trunk/docs/png/z80-alu.png ~ /a-z80/trunk/docs/png/z80-alu_bit_select.png ~ /a-z80/trunk/docs/png/z80-alu_control.png ~ /a-z80/trunk/docs/png/z80-alu_core.png ~ /a-z80/trunk/docs/png/z80-alu_flags.png ~ /a-z80/trunk/docs/png/z80-alu_mux_2.png ~ /a-z80/trunk/docs/png/z80-alu_mux_2z.png ~ /a-z80/trunk/docs/png/z80-alu_mux_3z.png ~ /a-z80/trunk/docs/png/z80-alu_mux_4.png ~ /a-z80/trunk/docs/png/z80-alu_mux_8.png ~ /a-z80/trunk/docs/png/z80-alu_prep_daa.png ~ /a-z80/trunk/docs/png/z80-alu_select.png ~ /a-z80/trunk/docs/png/z80-alu_shifter_core.png ~ /a-z80/trunk/docs/png/z80-alu_slice.png ~ /a-z80/trunk/docs/png/z80-bus_control.png ~ /a-z80/trunk/docs/png/z80-clk_delay.png ~ /a-z80/trunk/docs/png/z80-control_pins_n.png ~ /a-z80/trunk/docs/png/z80-data_pins.png ~ /a-z80/trunk/docs/png/z80-data_switch.png ~ /a-z80/trunk/docs/png/z80-data_switch_mask.png ~ /a-z80/trunk/docs/png/z80-decode_state.png ~ /a-z80/trunk/docs/png/z80-inc_dec.png ~ /a-z80/trunk/docs/png/z80-inc_dec_2bit.png ~ /a-z80/trunk/docs/png/z80-interrupts.png ~ /a-z80/trunk/docs/png/z80-ir.png ~ /a-z80/trunk/docs/png/z80-memory_ifc.png ~ /a-z80/trunk/docs/png/z80-pin_control.png ~ /a-z80/trunk/docs/png/z80-reg_control.png ~ /a-z80/trunk/docs/png/z80-reg_file.png ~ /a-z80/trunk/docs/png/z80-reg_latch.png ~ /a-z80/trunk/docs/png/z80-resets.png ~ /a-z80/trunk/docs/png/z80-sequencer.png ~ /a-z80/trunk/docs/QuickStart.docx ~ /a-z80/trunk/docs/QuickStart.pdf - /a-z80/trunk/docs/xps - /a-z80/trunk/host/basic + /a-z80/trunk/host/basic_de1 + /a-z80/trunk/host/basic_de1/basic_de1.qpf + /a-z80/trunk/host/basic_de1/basic_de1.qsf + /a-z80/trunk/host/basic_de1/basic_de1.sdc + /a-z80/trunk/host/basic_de1/basic_de1_fpga.sv + /a-z80/trunk/host/basic_de1/basic_de1_ModelSim.sv + /a-z80/trunk/host/basic_de1/fpga.hex + /a-z80/trunk/host/basic_de1/pll.ppf + /a-z80/trunk/host/basic_de1/pll.qip + /a-z80/trunk/host/basic_de1/pll.v + /a-z80/trunk/host/basic_de1/ram.qip + /a-z80/trunk/host/basic_de1/ram.v + /a-z80/trunk/host/basic_de1/readme.txt + /a-z80/trunk/host/basic_de1/simulation + /a-z80/trunk/host/basic_de1/simulation/modelsim + /a-z80/trunk/host/basic_de1/simulation/modelsim/fpga.hex + /a-z80/trunk/host/basic_de1/simulation/modelsim/r + /a-z80/trunk/host/basic_de1/simulation/modelsim/test_host.mpf + /a-z80/trunk/host/basic_de1/simulation/modelsim/wave_host.do + /a-z80/trunk/host/basic_de1/test_host.sv + /a-z80/trunk/host/basic_nexys3 + /a-z80/trunk/host/basic_nexys3/basic_nexys3.xise + /a-z80/trunk/host/basic_nexys3/basic_nexys3_fpga.v + /a-z80/trunk/host/basic_nexys3/cscope.cdc + /a-z80/trunk/host/basic_nexys3/ipcore_dir + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.asy + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.gise + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.ucf + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.v + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.veo + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.xco + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.xise + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design/clock_exdes.ucf + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design/clock_exdes.v + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design/clock_exdes.xdc + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/implement.bat + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/implement.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_ise.bat + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_ise.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_ise.tcl + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_rdn.bat + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_rdn.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_rdn.tcl + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/xst.prj + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/xst.scr + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/clock_tb.v + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simcmds.tcl + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_isim.bat + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_isim.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_mti.bat + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_mti.do + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_mti.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_ncsim.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_vcs.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/ucli_commands.key + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/vcs_session.tcl + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/wave.do + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/wave.sv + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/clock_tb.v + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/sdf_cmd_file + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simcmds.tcl + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_isim.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_mti.bat + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_mti.do + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_mti.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_ncsim.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_vcs.sh + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/ucli_commands.key + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/vcs_session.tcl + /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/wave.do + /a-z80/trunk/host/basic_nexys3/ipcore_dir/coregen.cgp + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.asy + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.cdc + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.constraints + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.constraints/ila.ucf + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.constraints/ila.xdc + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.gise + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.ncf + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.ngc + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.sym + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.ucf + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.v + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.veo + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.xco + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.xdc + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.xise + /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila_xmdf.tcl + /a-z80/trunk/host/basic_nexys3/Nexys3_master.ucf + /a-z80/trunk/host/basic_nexys3/ram.v + /a-z80/trunk/host/basic_nexys3/readme.txt + /a-z80/trunk/host/basic_nexys3/test_host.v + /a-z80/trunk/host/basic_nexys3/work + /a-z80/trunk/host/basic_nexys3/work/ram.mif + /a-z80/trunk/host/common + /a-z80/trunk/host/common/uart.v - /a-z80/trunk/host/zxspectrum + /a-z80/trunk/host/zxspectrum_de1 + /a-z80/trunk/host/zxspectrum_de1/pll.ppf + /a-z80/trunk/host/zxspectrum_de1/pll.qip + /a-z80/trunk/host/zxspectrum_de1/pll.v + /a-z80/trunk/host/zxspectrum_de1/ram16.qip + /a-z80/trunk/host/zxspectrum_de1/ram16.v + /a-z80/trunk/host/zxspectrum_de1/readme.txt + /a-z80/trunk/host/zxspectrum_de1/rom + /a-z80/trunk/host/zxspectrum_de1/rom/assemble.bat + /a-z80/trunk/host/zxspectrum_de1/rom/combined.rom + /a-z80/trunk/host/zxspectrum_de1/rom/gw03.rom + /a-z80/trunk/host/zxspectrum_de1/rom/readme.txt + /a-z80/trunk/host/zxspectrum_de1/rom/tasm.exe + /a-z80/trunk/host/zxspectrum_de1/rom/tasm80.tab + /a-z80/trunk/host/zxspectrum_de1/rom/zxspectrum_rom.asm + /a-z80/trunk/host/zxspectrum_de1/ula + /a-z80/trunk/host/zxspectrum_de1/ula/clocks.sv + /a-z80/trunk/host/zxspectrum_de1/ula/i2c_loader.vhd + /a-z80/trunk/host/zxspectrum_de1/ula/i2s_intf.vhd + /a-z80/trunk/host/zxspectrum_de1/ula/pll.ppf + /a-z80/trunk/host/zxspectrum_de1/ula/pll.qip + /a-z80/trunk/host/zxspectrum_de1/ula/pll.v + /a-z80/trunk/host/zxspectrum_de1/ula/ps2_kbd.sv + /a-z80/trunk/host/zxspectrum_de1/ula/ram8.qip + /a-z80/trunk/host/zxspectrum_de1/ula/ram8.v + /a-z80/trunk/host/zxspectrum_de1/ula/test_scr.hex + /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.qpf + /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.qsf + /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.sv + /a-z80/trunk/host/zxspectrum_de1/ula/ula.sv + /a-z80/trunk/host/zxspectrum_de1/ula/video.sv + /a-z80/trunk/host/zxspectrum_de1/ula/zx_kbd.sv + /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.qpf + /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.qsf + /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.sv ~ /a-z80/trunk/modelsim_pre_commit.py ~ /a-z80/trunk/modelsim_setup.py ~ /a-z80/trunk/readme.txt ~ /a-z80/trunk/resources/connotate-fuse.bat ~ /a-z80/trunk/resources/connotate-fuse.py ~ /a-z80/trunk/resources/process-pla.py ~ /a-z80/trunk/tools/dongle/daa/simulate-daa.py ~ /a-z80/trunk/tools/dongle/daa/z80-instruction-test-daa.py ~ /a-z80/trunk/tools/dongle/neg/simulate-neg.py ~ /a-z80/trunk/tools/dongle/sbc/simulate-sbc.py ~ /a-z80/trunk/tools/dongle/sbc/simulate-sub.py ~ /a-z80/trunk/tools/readme.txt ~ /a-z80/trunk/tools/z80_pla_checker/source/ClassPLA.cs ~ /a-z80/trunk/tools/z80_pla_checker/z80_pla_checker.exe + /a-z80/trunk/tools/zmac/bin2coe.py + /a-z80/trunk/tools/zmac/bin2mif.py ~ /a-z80/trunk/tools/zmac/bindump.py - /a-z80/trunk/tools/zmac/fpga.hex ~ /a-z80/trunk/tools/zmac/hello_world.asm ~ /a-z80/trunk/tools/zmac/make_fpga.bat gdevic Sat, 12 Mar 2016 19:27:53 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=8 z80: Fixing repeating INIR/OTIR class of instructions https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=7 <div>Rev 7 - gdevic (5 file(s) modified)</div><div>z80: Fixing repeating INIR/OTIR class of instructions</div>~ /a-z80/trunk/cpu/control/exec_matrix.vh ~ /a-z80/trunk/cpu/control/Timings.csv ~ /a-z80/trunk/cpu/control/Timings.xlsm ~ /a-z80/trunk/cpu/control/timing_macros.i ~ /a-z80/trunk/cpu/deploy/exec_matrix.vh gdevic Fri, 08 Jan 2016 14:59:26 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=7 Added deployment folder with all files needed to use the ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=6 <div>Rev 6 - gdevic (73 file(s) modified)</div><div>Added deployment folder with all files needed to use the ...</div>~ /a-z80/trunk/cpu/bus/bus_switch.sv ~ /a-z80/trunk/cpu/control/execute.sv - /a-z80/trunk/cpu/control/exec_matrix.i + /a-z80/trunk/cpu/control/exec_matrix.vh - /a-z80/trunk/cpu/control/exec_module.i + /a-z80/trunk/cpu/control/exec_module.vh - /a-z80/trunk/cpu/control/exec_zero.i + /a-z80/trunk/cpu/control/exec_zero.vh ~ /a-z80/trunk/cpu/control/genmatrix.py ~ /a-z80/trunk/cpu/control/genref.py ~ /a-z80/trunk/cpu/control/simulation/modelsim/test_control.mpf ~ /a-z80/trunk/cpu/control/timing_macros.i + /a-z80/trunk/cpu/deploy + /a-z80/trunk/cpu/deploy/address_latch.v + /a-z80/trunk/cpu/deploy/address_mux.v + /a-z80/trunk/cpu/deploy/address_pins.v + /a-z80/trunk/cpu/deploy/alu.v + /a-z80/trunk/cpu/deploy/alu_bit_select.v + /a-z80/trunk/cpu/deploy/alu_control.v + /a-z80/trunk/cpu/deploy/alu_core.v + /a-z80/trunk/cpu/deploy/alu_flags.v + /a-z80/trunk/cpu/deploy/alu_mux_2.v + /a-z80/trunk/cpu/deploy/alu_mux_2z.v + /a-z80/trunk/cpu/deploy/alu_mux_3z.v + /a-z80/trunk/cpu/deploy/alu_mux_4.v + /a-z80/trunk/cpu/deploy/alu_mux_8.v + /a-z80/trunk/cpu/deploy/alu_prep_daa.v + /a-z80/trunk/cpu/deploy/alu_select.v + /a-z80/trunk/cpu/deploy/alu_shifter_core.v + /a-z80/trunk/cpu/deploy/alu_slice.v + /a-z80/trunk/cpu/deploy/bus_control.v + /a-z80/trunk/cpu/deploy/bus_switch.sv + /a-z80/trunk/cpu/deploy/clk_delay.v + /a-z80/trunk/cpu/deploy/control_pins_n.v + /a-z80/trunk/cpu/deploy/core.vh + /a-z80/trunk/cpu/deploy/data_pins.v + /a-z80/trunk/cpu/deploy/data_switch.v + /a-z80/trunk/cpu/deploy/data_switch_mask.v + /a-z80/trunk/cpu/deploy/decode_state.v + /a-z80/trunk/cpu/deploy/execute.sv + /a-z80/trunk/cpu/deploy/exec_matrix.vh + /a-z80/trunk/cpu/deploy/exec_module.vh + /a-z80/trunk/cpu/deploy/exec_zero.vh + /a-z80/trunk/cpu/deploy/globals.vh + /a-z80/trunk/cpu/deploy/inc_dec.v + /a-z80/trunk/cpu/deploy/inc_dec_2bit.v + /a-z80/trunk/cpu/deploy/interrupts.v + /a-z80/trunk/cpu/deploy/ir.v + /a-z80/trunk/cpu/deploy/memory_ifc.v + /a-z80/trunk/cpu/deploy/pin_control.v + /a-z80/trunk/cpu/deploy/pla_decode.sv + /a-z80/trunk/cpu/deploy/readme.txt + /a-z80/trunk/cpu/deploy/reg_control.v + /a-z80/trunk/cpu/deploy/reg_file.v + /a-z80/trunk/cpu/deploy/reg_latch.v + /a-z80/trunk/cpu/deploy/resets.v + /a-z80/trunk/cpu/deploy/sequencer.v + /a-z80/trunk/cpu/deploy/z80_top_direct_n.sv ~ /a-z80/trunk/cpu/top-level-files.txt - /a-z80/trunk/cpu/toplevel/core.i + /a-z80/trunk/cpu/toplevel/core.vh ~ /a-z80/trunk/cpu/toplevel/genfuse.py ~ /a-z80/trunk/cpu/toplevel/genglobals.py - /a-z80/trunk/cpu/toplevel/globals.i + /a-z80/trunk/cpu/toplevel/globals.vh - /a-z80/trunk/cpu/toplevel/test_fuse.i ~ /a-z80/trunk/cpu/toplevel/test_fuse.sv + /a-z80/trunk/cpu/toplevel/test_fuse.vh ~ /a-z80/trunk/cpu/toplevel/z80_top_direct_n.sv ~ /a-z80/trunk/cpu/toplevel/z80_top_ifc_n.sv ~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf ~ /a-z80/trunk/host/zxspectrum/zxspectrum_board.qsf gdevic Fri, 23 Jan 2015 04:40:58 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=6 zxspectrum: Various improvements - Added "Turbo" speed mode switch (SW2) - ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=5 <div>Rev 5 - gdevic (9 file(s) modified)</div><div>zxspectrum: Various improvements - Added "Turbo" speed mode switch (SW2) - Turbo ...</div>~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx ~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf ~ /a-z80/trunk/host/zxspectrum/rom/readme.txt ~ /a-z80/trunk/host/zxspectrum/ula/clocks.sv ~ /a-z80/trunk/host/zxspectrum/ula/ula.sv ~ /a-z80/trunk/host/zxspectrum/ula/zx_kbd.sv ~ /a-z80/trunk/host/zxspectrum/zxspectrum_board.qsf ~ /a-z80/trunk/host/zxspectrum/zxspectrum_board.sdc ~ /a-z80/trunk/host/zxspectrum/zxspectrum_board.sv gdevic Wed, 24 Dec 2014 15:35:08 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=5 - Removed files that are left in the root folder https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=4 <div>Rev 4 - gdevic (5 file(s) modified)</div><div>- Removed files that are left in the root folder</div>- /a-z80/.gitignore - /a-z80/license.txt - /a-z80/modelsim_pre_commit.py - /a-z80/modelsim_setup.py - /a-z80/readme.txt gdevic Thu, 18 Dec 2014 14:41:23 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=4 - New directory structure - Added documentation files (and PDF versions) - ... https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=3 <div>Rev 3 - gdevic (456 file(s) modified)</div><div>- New directory structure - Added documentation files (and PDF versions) - ...</div>- /a-z80/cpu - /a-z80/docs - /a-z80/host - /a-z80/resources - /a-z80/tools + /a-z80/trunk/.gitignore + /a-z80/trunk/cpu + /a-z80/trunk/cpu/alu + /a-z80/trunk/cpu/alu/alu.bdf + /a-z80/trunk/cpu/alu/alu.bsf + /a-z80/trunk/cpu/alu/alu.v + /a-z80/trunk/cpu/alu/alu_bit_select.bdf + /a-z80/trunk/cpu/alu/alu_bit_select.bsf + /a-z80/trunk/cpu/alu/alu_bit_select.v + /a-z80/trunk/cpu/alu/alu_control.bdf + /a-z80/trunk/cpu/alu/alu_control.bsf + /a-z80/trunk/cpu/alu/alu_control.v + /a-z80/trunk/cpu/alu/alu_core.bdf + /a-z80/trunk/cpu/alu/alu_core.bsf + /a-z80/trunk/cpu/alu/alu_core.v + /a-z80/trunk/cpu/alu/alu_flags.bdf + /a-z80/trunk/cpu/alu/alu_flags.bsf + /a-z80/trunk/cpu/alu/alu_flags.v + /a-z80/trunk/cpu/alu/alu_mux_2.bdf + /a-z80/trunk/cpu/alu/alu_mux_2.bsf + /a-z80/trunk/cpu/alu/alu_mux_2.v + /a-z80/trunk/cpu/alu/alu_mux_2z.bdf + /a-z80/trunk/cpu/alu/alu_mux_2z.bsf + /a-z80/trunk/cpu/alu/alu_mux_2z.v + /a-z80/trunk/cpu/alu/alu_mux_3z.bdf + /a-z80/trunk/cpu/alu/alu_mux_3z.bsf + /a-z80/trunk/cpu/alu/alu_mux_3z.v + /a-z80/trunk/cpu/alu/alu_mux_4.bdf + /a-z80/trunk/cpu/alu/alu_mux_4.bsf + /a-z80/trunk/cpu/alu/alu_mux_4.v + /a-z80/trunk/cpu/alu/alu_mux_8.bdf + /a-z80/trunk/cpu/alu/alu_mux_8.bsf + /a-z80/trunk/cpu/alu/alu_mux_8.v + /a-z80/trunk/cpu/alu/alu_prep_daa.bdf + /a-z80/trunk/cpu/alu/alu_prep_daa.bsf + /a-z80/trunk/cpu/alu/alu_prep_daa.v + /a-z80/trunk/cpu/alu/alu_select.bdf + /a-z80/trunk/cpu/alu/alu_select.bsf + /a-z80/trunk/cpu/alu/alu_select.v + /a-z80/trunk/cpu/alu/alu_shifter_core.bdf + /a-z80/trunk/cpu/alu/alu_shifter_core.bsf + /a-z80/trunk/cpu/alu/alu_shifter_core.v + /a-z80/trunk/cpu/alu/alu_slice.bdf + /a-z80/trunk/cpu/alu/alu_slice.bsf + /a-z80/trunk/cpu/alu/alu_slice.v + /a-z80/trunk/cpu/alu/simulation + /a-z80/trunk/cpu/alu/simulation/modelsim + /a-z80/trunk/cpu/alu/simulation/modelsim/r + /a-z80/trunk/cpu/alu/simulation/modelsim/test_alu.mpf + /a-z80/trunk/cpu/alu/simulation/modelsim/wave_alu.do + /a-z80/trunk/cpu/alu/simulation/modelsim/wave_core.do + /a-z80/trunk/cpu/alu/simulation/modelsim/wave_mux_3z.do + /a-z80/trunk/cpu/alu/simulation/modelsim/wave_prep_daa.do + /a-z80/trunk/cpu/alu/simulation/modelsim/wave_shifter_core.do + /a-z80/trunk/cpu/alu/simulation/modelsim/wave_slice.do + /a-z80/trunk/cpu/alu/test_alu.qpf + /a-z80/trunk/cpu/alu/test_alu.qsf + /a-z80/trunk/cpu/alu/test_alu.sv + /a-z80/trunk/cpu/alu/test_core.sv + /a-z80/trunk/cpu/alu/test_mux_3z.sv + /a-z80/trunk/cpu/alu/test_prep_daa.sv + /a-z80/trunk/cpu/alu/test_shifter_core.sv + /a-z80/trunk/cpu/alu/test_slice.sv + /a-z80/trunk/cpu/bus + /a-z80/trunk/cpu/bus/address_latch.bdf + /a-z80/trunk/cpu/bus/address_latch.bsf + /a-z80/trunk/cpu/bus/address_latch.v + /a-z80/trunk/cpu/bus/address_mux.bdf + /a-z80/trunk/cpu/bus/address_mux.bsf + /a-z80/trunk/cpu/bus/address_mux.v + /a-z80/trunk/cpu/bus/address_pins.bdf + /a-z80/trunk/cpu/bus/address_pins.bsf + /a-z80/trunk/cpu/bus/address_pins.v + /a-z80/trunk/cpu/bus/bus_control.bdf + /a-z80/trunk/cpu/bus/bus_control.bsf + /a-z80/trunk/cpu/bus/bus_control.v + /a-z80/trunk/cpu/bus/bus_switch.bsf + /a-z80/trunk/cpu/bus/bus_switch.sv + /a-z80/trunk/cpu/bus/control_pins_n.bdf + /a-z80/trunk/cpu/bus/control_pins_n.bsf + /a-z80/trunk/cpu/bus/control_pins_n.v + /a-z80/trunk/cpu/bus/data_pins.bdf + /a-z80/trunk/cpu/bus/data_pins.bsf + /a-z80/trunk/cpu/bus/data_pins.v + /a-z80/trunk/cpu/bus/data_switch.bdf + /a-z80/trunk/cpu/bus/data_switch.bsf + /a-z80/trunk/cpu/bus/data_switch.v + /a-z80/trunk/cpu/bus/data_switch_mask.bdf + /a-z80/trunk/cpu/bus/data_switch_mask.bsf + /a-z80/trunk/cpu/bus/data_switch_mask.v + /a-z80/trunk/cpu/bus/inc_dec.bdf + /a-z80/trunk/cpu/bus/inc_dec.bsf + /a-z80/trunk/cpu/bus/inc_dec.v + /a-z80/trunk/cpu/bus/inc_dec_2bit.bdf + /a-z80/trunk/cpu/bus/inc_dec_2bit.bsf + /a-z80/trunk/cpu/bus/inc_dec_2bit.v + /a-z80/trunk/cpu/bus/simulation + /a-z80/trunk/cpu/bus/simulation/modelsim + /a-z80/trunk/cpu/bus/simulation/modelsim/r + /a-z80/trunk/cpu/bus/simulation/modelsim/test_bus.mpf + /a-z80/trunk/cpu/bus/simulation/modelsim/wave_bus.do + /a-z80/trunk/cpu/bus/simulation/modelsim/wave_pins.do + /a-z80/trunk/cpu/bus/test_bus.qpf + /a-z80/trunk/cpu/bus/test_bus.qsf + /a-z80/trunk/cpu/bus/test_bus.sv + /a-z80/trunk/cpu/bus/test_pins.sv + /a-z80/trunk/cpu/control + /a-z80/trunk/cpu/control/clk_delay.bdf + /a-z80/trunk/cpu/control/clk_delay.bsf + /a-z80/trunk/cpu/control/clk_delay.v + /a-z80/trunk/cpu/control/decode_state.bdf + /a-z80/trunk/cpu/control/decode_state.bsf + /a-z80/trunk/cpu/control/decode_state.v + /a-z80/trunk/cpu/control/execute.bsf + /a-z80/trunk/cpu/control/execute.sv + /a-z80/trunk/cpu/control/exec_matrix.i + /a-z80/trunk/cpu/control/exec_module.i + /a-z80/trunk/cpu/control/exec_zero.i + /a-z80/trunk/cpu/control/genmatrix.py + /a-z80/trunk/cpu/control/genref.py + /a-z80/trunk/cpu/control/interrupts.bdf + /a-z80/trunk/cpu/control/interrupts.bsf + /a-z80/trunk/cpu/control/interrupts.v + /a-z80/trunk/cpu/control/ir.bdf + /a-z80/trunk/cpu/control/ir.bsf + /a-z80/trunk/cpu/control/ir.v + /a-z80/trunk/cpu/control/memory_ifc.bdf + /a-z80/trunk/cpu/control/memory_ifc.bsf + /a-z80/trunk/cpu/control/memory_ifc.v + /a-z80/trunk/cpu/control/pin_control.bdf + /a-z80/trunk/cpu/control/pin_control.bsf + /a-z80/trunk/cpu/control/pin_control.v + /a-z80/trunk/cpu/control/pla_decode.bsf + /a-z80/trunk/cpu/control/pla_decode.sv + /a-z80/trunk/cpu/control/resets.bdf + /a-z80/trunk/cpu/control/resets.bsf + /a-z80/trunk/cpu/control/resets.v + /a-z80/trunk/cpu/control/sequencer.bdf + /a-z80/trunk/cpu/control/sequencer.bsf + /a-z80/trunk/cpu/control/sequencer.v + /a-z80/trunk/cpu/control/simulation + /a-z80/trunk/cpu/control/simulation/modelsim + /a-z80/trunk/cpu/control/simulation/modelsim/r + /a-z80/trunk/cpu/control/simulation/modelsim/test_control.mpf + /a-z80/trunk/cpu/control/simulation/modelsim/wave_interrupts.do + /a-z80/trunk/cpu/control/simulation/modelsim/wave_pin_control.do + /a-z80/trunk/cpu/control/simulation/modelsim/wave_reset.do + /a-z80/trunk/cpu/control/simulation/modelsim/wave_sequencer.do + /a-z80/trunk/cpu/control/test_control.qpf + /a-z80/trunk/cpu/control/test_control.qsf + /a-z80/trunk/cpu/control/test_decode.sv + /a-z80/trunk/cpu/control/test_interrupts.sv + /a-z80/trunk/cpu/control/test_pin_control.sv + /a-z80/trunk/cpu/control/test_reset.sv + /a-z80/trunk/cpu/control/test_sequencer.sv + /a-z80/trunk/cpu/control/Timings.csv + /a-z80/trunk/cpu/control/Timings.xlsm + /a-z80/trunk/cpu/control/timing_macros.i + /a-z80/trunk/cpu/registers + /a-z80/trunk/cpu/registers/reg_control.bdf + /a-z80/trunk/cpu/registers/reg_control.bsf + /a-z80/trunk/cpu/registers/reg_control.v + /a-z80/trunk/cpu/registers/reg_file.bdf + /a-z80/trunk/cpu/registers/reg_file.bsf + /a-z80/trunk/cpu/registers/reg_file.v + /a-z80/trunk/cpu/registers/reg_latch.bdf + /a-z80/trunk/cpu/registers/reg_latch.bsf + /a-z80/trunk/cpu/registers/reg_latch.v + /a-z80/trunk/cpu/registers/simulation + /a-z80/trunk/cpu/registers/simulation/modelsim + /a-z80/trunk/cpu/registers/simulation/modelsim/r + /a-z80/trunk/cpu/registers/simulation/modelsim/test_registers.mpf + /a-z80/trunk/cpu/registers/simulation/modelsim/wave_latch.do + /a-z80/trunk/cpu/registers/simulation/modelsim/wave_regfile.do + /a-z80/trunk/cpu/registers/simulation/modelsim/wave_registers.do + /a-z80/trunk/cpu/registers/test_latch.sv + /a-z80/trunk/cpu/registers/test_regfile.sv + /a-z80/trunk/cpu/registers/test_registers.qpf + /a-z80/trunk/cpu/registers/test_registers.qsf + /a-z80/trunk/cpu/registers/test_registers.sv + /a-z80/trunk/cpu/top-level-files.txt + /a-z80/trunk/cpu/toplevel + /a-z80/trunk/cpu/toplevel/core.i + /a-z80/trunk/cpu/toplevel/fuse + /a-z80/trunk/cpu/toplevel/fuse/README + /a-z80/trunk/cpu/toplevel/fuse/regress.expected + /a-z80/trunk/cpu/toplevel/fuse/regress.in + /a-z80/trunk/cpu/toplevel/fuse/tests.expected + /a-z80/trunk/cpu/toplevel/fuse/tests.in + /a-z80/trunk/cpu/toplevel/genfuse.py + /a-z80/trunk/cpu/toplevel/genglobals.py + /a-z80/trunk/cpu/toplevel/globals.i + /a-z80/trunk/cpu/toplevel/simulation + /a-z80/trunk/cpu/toplevel/simulation/modelsim + /a-z80/trunk/cpu/toplevel/simulation/modelsim/io.hex + /a-z80/trunk/cpu/toplevel/simulation/modelsim/r + /a-z80/trunk/cpu/toplevel/simulation/modelsim/ram.hexdump + /a-z80/trunk/cpu/toplevel/simulation/modelsim/test_top.mpf + /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_fuse.do + /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_top.do + /a-z80/trunk/cpu/toplevel/tb_io.sv + /a-z80/trunk/cpu/toplevel/tb_iorq.sv + /a-z80/trunk/cpu/toplevel/tb_ram.sv + /a-z80/trunk/cpu/toplevel/test_fuse.i + /a-z80/trunk/cpu/toplevel/test_fuse.sv + /a-z80/trunk/cpu/toplevel/test_top.sv + /a-z80/trunk/cpu/toplevel/toplevel.bdf + /a-z80/trunk/cpu/toplevel/toplevel.qpf + /a-z80/trunk/cpu/toplevel/toplevel.qsf + /a-z80/trunk/cpu/toplevel/z80.svh + /a-z80/trunk/cpu/toplevel/z80_top_direct_n.sv + /a-z80/trunk/cpu/toplevel/z80_top_ifc_n.sv + /a-z80/trunk/docs + /a-z80/trunk/docs/A-Z80_UsersGuide.docx + /a-z80/trunk/docs/A-Z80_UsersGuide.pdf + /a-z80/trunk/docs/png + /a-z80/trunk/docs/png/a-z80-toplevel.png + /a-z80/trunk/docs/png/z80-address_latch.png + /a-z80/trunk/docs/png/z80-address_mux.png + /a-z80/trunk/docs/png/z80-address_pins.png + /a-z80/trunk/docs/png/z80-alu.png + /a-z80/trunk/docs/png/z80-alu_bit_select.png + /a-z80/trunk/docs/png/z80-alu_control.png + /a-z80/trunk/docs/png/z80-alu_core.png + /a-z80/trunk/docs/png/z80-alu_flags.png + /a-z80/trunk/docs/png/z80-alu_mux_2.png + /a-z80/trunk/docs/png/z80-alu_mux_2z.png + /a-z80/trunk/docs/png/z80-alu_mux_3z.png + /a-z80/trunk/docs/png/z80-alu_mux_4.png + /a-z80/trunk/docs/png/z80-alu_mux_8.png + /a-z80/trunk/docs/png/z80-alu_prep_daa.png + /a-z80/trunk/docs/png/z80-alu_select.png + /a-z80/trunk/docs/png/z80-alu_shifter_core.png + /a-z80/trunk/docs/png/z80-alu_slice.png + /a-z80/trunk/docs/png/z80-bus_control.png + /a-z80/trunk/docs/png/z80-clk_delay.png + /a-z80/trunk/docs/png/z80-control_pins_n.png + /a-z80/trunk/docs/png/z80-data_pins.png + /a-z80/trunk/docs/png/z80-data_switch.png + /a-z80/trunk/docs/png/z80-data_switch_mask.png + /a-z80/trunk/docs/png/z80-decode_state.png + /a-z80/trunk/docs/png/z80-inc_dec.png + /a-z80/trunk/docs/png/z80-inc_dec_2bit.png + /a-z80/trunk/docs/png/z80-interrupts.png + /a-z80/trunk/docs/png/z80-ir.png + /a-z80/trunk/docs/png/z80-memory_ifc.png + /a-z80/trunk/docs/png/z80-pin_control.png + /a-z80/trunk/docs/png/z80-reg_control.png + /a-z80/trunk/docs/png/z80-reg_file.png + /a-z80/trunk/docs/png/z80-reg_latch.png + /a-z80/trunk/docs/png/z80-resets.png + /a-z80/trunk/docs/png/z80-sequencer.png + /a-z80/trunk/docs/QuickStart.docx + /a-z80/trunk/docs/QuickStart.pdf + /a-z80/trunk/docs/Spectrum-VGA-timings.xlsx + /a-z80/trunk/docs/xps + /a-z80/trunk/docs/xps/a-z80-toplevel.xps + /a-z80/trunk/docs/xps/address_latch.xps + /a-z80/trunk/docs/xps/address_mux.xps + /a-z80/trunk/docs/xps/address_pins.xps + /a-z80/trunk/docs/xps/alu.xps + /a-z80/trunk/docs/xps/alu_bit_select.xps + /a-z80/trunk/docs/xps/alu_control.xps + /a-z80/trunk/docs/xps/alu_core.xps + /a-z80/trunk/docs/xps/alu_flags.xps + /a-z80/trunk/docs/xps/alu_mux_2.xps + /a-z80/trunk/docs/xps/alu_mux_2z.xps + /a-z80/trunk/docs/xps/alu_mux_3z.xps + /a-z80/trunk/docs/xps/alu_mux_4.xps + /a-z80/trunk/docs/xps/alu_mux_8.xps + /a-z80/trunk/docs/xps/alu_prep_daa.xps + /a-z80/trunk/docs/xps/alu_select.xps + /a-z80/trunk/docs/xps/alu_shifter_core.xps + /a-z80/trunk/docs/xps/alu_slice.xps + /a-z80/trunk/docs/xps/bus_control.xps + /a-z80/trunk/docs/xps/clk_delay.xps + /a-z80/trunk/docs/xps/control_pins_n.xps + /a-z80/trunk/docs/xps/data_pins.xps + /a-z80/trunk/docs/xps/data_switch.xps + /a-z80/trunk/docs/xps/data_switch_mask.xps + /a-z80/trunk/docs/xps/decode_state.xps + /a-z80/trunk/docs/xps/inc_dec.xps + /a-z80/trunk/docs/xps/inc_dec_2bit.xps + /a-z80/trunk/docs/xps/interrupts.xps + /a-z80/trunk/docs/xps/ir.xps + /a-z80/trunk/docs/xps/memory_ifc.xps + /a-z80/trunk/docs/xps/pin_control.xps + /a-z80/trunk/docs/xps/reg_control.xps + /a-z80/trunk/docs/xps/reg_file.xps + /a-z80/trunk/docs/xps/reg_latch.xps + /a-z80/trunk/docs/xps/resets.xps + /a-z80/trunk/docs/xps/sequencer.xps + /a-z80/trunk/host + /a-z80/trunk/host/basic + /a-z80/trunk/host/basic/fpga.hex + /a-z80/trunk/host/basic/host_board.qpf + /a-z80/trunk/host/basic/host_board_fpga.sv + /a-z80/trunk/host/basic/host_board_ModelSim.sv + /a-z80/trunk/host/basic/host_de1.qsf + /a-z80/trunk/host/basic/host_de1.sdc + /a-z80/trunk/host/basic/host_de1_description.txt + /a-z80/trunk/host/basic/pll.ppf + /a-z80/trunk/host/basic/pll.qip + /a-z80/trunk/host/basic/pll.v + /a-z80/trunk/host/basic/ram.qip + /a-z80/trunk/host/basic/ram.v + /a-z80/trunk/host/basic/readme.txt + /a-z80/trunk/host/basic/simulation + /a-z80/trunk/host/basic/simulation/modelsim + /a-z80/trunk/host/basic/simulation/modelsim/fpga.hex + /a-z80/trunk/host/basic/simulation/modelsim/fpga.ver + /a-z80/trunk/host/basic/simulation/modelsim/r + /a-z80/trunk/host/basic/simulation/modelsim/test_host.mpf + /a-z80/trunk/host/basic/simulation/modelsim/wave_host.do + /a-z80/trunk/host/basic/test_host.sv + /a-z80/trunk/host/basic/uart + /a-z80/trunk/host/basic/uart/modelsim + /a-z80/trunk/host/basic/uart/modelsim/r + /a-z80/trunk/host/basic/uart/modelsim/test_uart.mpf + /a-z80/trunk/host/basic/uart/modelsim/wave_uart.do + /a-z80/trunk/host/basic/uart/test_uart.sv + /a-z80/trunk/host/basic/uart/uart_core.sv + /a-z80/trunk/host/basic/uart/uart_io.sv + /a-z80/trunk/host/zxspectrum + /a-z80/trunk/host/zxspectrum/pll.ppf + /a-z80/trunk/host/zxspectrum/pll.qip + /a-z80/trunk/host/zxspectrum/pll.v + /a-z80/trunk/host/zxspectrum/ram16.qip + /a-z80/trunk/host/zxspectrum/ram16.v + /a-z80/trunk/host/zxspectrum/readme.txt + /a-z80/trunk/host/zxspectrum/rom + /a-z80/trunk/host/zxspectrum/rom/assemble.bat + /a-z80/trunk/host/zxspectrum/rom/combined.rom + /a-z80/trunk/host/zxspectrum/rom/gw03.rom + /a-z80/trunk/host/zxspectrum/rom/readme.txt + /a-z80/trunk/host/zxspectrum/rom/tasm.exe + /a-z80/trunk/host/zxspectrum/rom/tasm80.tab + /a-z80/trunk/host/zxspectrum/rom/zxspectrum_rom.asm + /a-z80/trunk/host/zxspectrum/ula + /a-z80/trunk/host/zxspectrum/ula/clocks.sv + /a-z80/trunk/host/zxspectrum/ula/i2c_loader.vhd + /a-z80/trunk/host/zxspectrum/ula/i2s_intf.vhd + /a-z80/trunk/host/zxspectrum/ula/pll.ppf + /a-z80/trunk/host/zxspectrum/ula/pll.qip + /a-z80/trunk/host/zxspectrum/ula/pll.v + /a-z80/trunk/host/zxspectrum/ula/ps2_kbd.sv + /a-z80/trunk/host/zxspectrum/ula/ram8.qip + /a-z80/trunk/host/zxspectrum/ula/ram8.v + /a-z80/trunk/host/zxspectrum/ula/test_scr.hex + /a-z80/trunk/host/zxspectrum/ula/test_ula.qpf + /a-z80/trunk/host/zxspectrum/ula/test_ula.qsf + /a-z80/trunk/host/zxspectrum/ula/test_ula.sv + /a-z80/trunk/host/zxspectrum/ula/ula.sv + /a-z80/trunk/host/zxspectrum/ula/video.sv + /a-z80/trunk/host/zxspectrum/ula/zx_kbd.sv + /a-z80/trunk/host/zxspectrum/zxspectrum_board.qpf + /a-z80/trunk/host/zxspectrum/zxspectrum_board.qsf + /a-z80/trunk/host/zxspectrum/zxspectrum_board.sdc + /a-z80/trunk/host/zxspectrum/zxspectrum_board.sv + /a-z80/trunk/license.txt + /a-z80/trunk/modelsim_pre_commit.py + /a-z80/trunk/modelsim_setup.py + /a-z80/trunk/readme.txt + /a-z80/trunk/resources + /a-z80/trunk/resources/connotate-fuse.bat + /a-z80/trunk/resources/connotate-fuse.py + /a-z80/trunk/resources/opcodes-cb-xx.txt + /a-z80/trunk/resources/opcodes-dd-cb.txt + /a-z80/trunk/resources/opcodes-dd-xx.txt + /a-z80/trunk/resources/opcodes-ed-xx.txt + /a-z80/trunk/resources/opcodes-fd-cb.txt + /a-z80/trunk/resources/opcodes-fd-xx.txt + /a-z80/trunk/resources/opcodes-xx.txt + /a-z80/trunk/resources/process-pla.py + /a-z80/trunk/resources/title-custom-medium.bsf + /a-z80/trunk/resources/title-custom-small.bsf + /a-z80/trunk/resources/z80-pla-original.txt + /a-z80/trunk/resources/z80-pla.txt + /a-z80/trunk/tools + /a-z80/trunk/tools/Arduino + /a-z80/trunk/tools/Arduino/Z80_dongle + /a-z80/trunk/tools/Arduino/Z80_dongle/Z80_dongle.ino + /a-z80/trunk/tools/dongle + /a-z80/trunk/tools/dongle/cb.html + /a-z80/trunk/tools/dongle/daa + /a-z80/trunk/tools/dongle/daa/daa-concise.txt + /a-z80/trunk/tools/dongle/daa/daa_a-0c.out + /a-z80/trunk/tools/dongle/daa/daa_a-00.out + /a-z80/trunk/tools/dongle/daa/daa_a-h0.out + /a-z80/trunk/tools/dongle/daa/daa_a-hc.out + /a-z80/trunk/tools/dongle/daa/daa_s-0c.out + /a-z80/trunk/tools/dongle/daa/daa_s-00.out + /a-z80/trunk/tools/dongle/daa/daa_s-h0.out + /a-z80/trunk/tools/dongle/daa/daa_s-hc.out + /a-z80/trunk/tools/dongle/daa/simulate-daa.py + /a-z80/trunk/tools/dongle/daa/z80-instruction-test-daa.py + /a-z80/trunk/tools/dongle/dd.html + /a-z80/trunk/tools/dongle/ddcb.html + /a-z80/trunk/tools/dongle/ed.html + /a-z80/trunk/tools/dongle/neg + /a-z80/trunk/tools/dongle/neg/neg-concise.txt + /a-z80/trunk/tools/dongle/neg/neg.out + /a-z80/trunk/tools/dongle/neg/simulate-neg.py + /a-z80/trunk/tools/dongle/neg/z80-instruction-test-neg.py + /a-z80/trunk/tools/dongle/sbc + /a-z80/trunk/tools/dongle/sbc/simulate-sbc.py + /a-z80/trunk/tools/dongle/sbc/simulate-sub.py + /a-z80/trunk/tools/dongle/xx.html + /a-z80/trunk/tools/dongle/z80-instruction-run-cb.py + /a-z80/trunk/tools/dongle/z80-instruction-run-dd-cb.py + /a-z80/trunk/tools/dongle/z80-instruction-run-dd.py + /a-z80/trunk/tools/dongle/z80-instruction-run-ed.py + /a-z80/trunk/tools/dongle/z80-instruction-run-xx.py + /a-z80/trunk/tools/dongle/z80-instruction-run.bat + /a-z80/trunk/tools/readme.txt + /a-z80/trunk/tools/z80_pla_checker + /a-z80/trunk/tools/z80_pla_checker/readme.txt + /a-z80/trunk/tools/z80_pla_checker/source + /a-z80/trunk/tools/z80_pla_checker/source/app.config + /a-z80/trunk/tools/z80_pla_checker/source/ClassLog.cs + /a-z80/trunk/tools/z80_pla_checker/source/ClassOpcodeTable.cs + /a-z80/trunk/tools/z80_pla_checker/source/ClassPLA.cs + /a-z80/trunk/tools/z80_pla_checker/source/ClassPLAEntry.cs + /a-z80/trunk/tools/z80_pla_checker/source/FormMain.cs + /a-z80/trunk/tools/z80_pla_checker/source/FormMain.Designer.cs + /a-z80/trunk/tools/z80_pla_checker/source/FormMain.resx + /a-z80/trunk/tools/z80_pla_checker/source/Program.cs + /a-z80/trunk/tools/z80_pla_checker/source/Properties + /a-z80/trunk/tools/z80_pla_checker/source/Properties/AssemblyInfo.cs + /a-z80/trunk/tools/z80_pla_checker/source/Properties/Resources.Designer.cs + /a-z80/trunk/tools/z80_pla_checker/source/Properties/Resources.resx + /a-z80/trunk/tools/z80_pla_checker/source/Properties/Settings.Designer.cs + /a-z80/trunk/tools/z80_pla_checker/source/Properties/Settings.settings + /a-z80/trunk/tools/z80_pla_checker/source/z80_pla_checker.csproj + /a-z80/trunk/tools/z80_pla_checker/source/z80_pla_checker.sln + /a-z80/trunk/tools/z80_pla_checker/z80_pla_checker.exe + /a-z80/trunk/tools/zmac + /a-z80/trunk/tools/zmac/bin2hex.exe + /a-z80/trunk/tools/zmac/bin2hex.txt + /a-z80/trunk/tools/zmac/bindump.py + /a-z80/trunk/tools/zmac/fpga.hex + /a-z80/trunk/tools/zmac/hello_world.asm + /a-z80/trunk/tools/zmac/make_fpga.bat + /a-z80/trunk/tools/zmac/make_modelsim.bat + /a-z80/trunk/tools/zmac/readme.txt + /a-z80/trunk/tools/zmac/test.daa.asm + /a-z80/trunk/tools/zmac/test.neg.asm + /a-z80/trunk/tools/zmac/zexall.asm + /a-z80/trunk/tools/zmac/zexdoc.asm + /a-z80/trunk/tools/zmac/zmac.exe + /a-z80/trunk/tools/zmac/zmac.html gdevic Thu, 18 Dec 2014 14:37:35 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2F&rev=3

Browse

Tools