OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Error creating feed file, please check write permissions.
a-z80 WebSVN RSS feed - a-z80 https://lists.opencores.org/websvn//websvn/listing?repname=a-z80&path=%2Fa-z80%2Ftrunk%2Fcpu%2Fcopyleft.txt& Sat, 20 Jul 2024 13:39:52 +0100 FeedCreator 1.7.2 z80: Release 4 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2Ftrunk%2Fcpu%2F&rev=8 <div><strong>Rev 8 - gdevic</strong> (318 file(s) modified)</div><div>z80: Release 4</div>~ /a-z80/trunk/cpu/alu/alu_flags.bdf<br />~ /a-z80/trunk/cpu/alu/alu_flags.bsf<br />~ /a-z80/trunk/cpu/alu/alu_flags.v<br />~ /a-z80/trunk/cpu/alu/simulation/modelsim/test_alu.mpf<br />~ /a-z80/trunk/cpu/bus/address_latch.bdf<br />~ /a-z80/trunk/cpu/bus/address_latch.bsf<br />~ /a-z80/trunk/cpu/bus/address_latch.v<br />~ /a-z80/trunk/cpu/bus/bus_control.bdf<br />~ /a-z80/trunk/cpu/bus/bus_control.bsf<br />~ /a-z80/trunk/cpu/bus/bus_control.v<br />- /a-z80/trunk/cpu/bus/bus_switch.sv<br />+ /a-z80/trunk/cpu/bus/bus_switch.v<br />~ /a-z80/trunk/cpu/bus/data_pins.bdf<br />~ /a-z80/trunk/cpu/bus/data_pins.bsf<br />~ /a-z80/trunk/cpu/bus/data_pins.v<br />~ /a-z80/trunk/cpu/bus/simulation/modelsim/test_bus.mpf<br />~ /a-z80/trunk/cpu/bus/simulation/modelsim/wave_bus.do<br />~ /a-z80/trunk/cpu/bus/test_bus.qsf<br />~ /a-z80/trunk/cpu/bus/test_bus.sv<br />~ /a-z80/trunk/cpu/bus/test_pins.sv<br />~ /a-z80/trunk/cpu/control/clk_delay.bdf<br />~ /a-z80/trunk/cpu/control/execute.bsf<br />- /a-z80/trunk/cpu/control/execute.sv<br />+ /a-z80/trunk/cpu/control/execute.v<br />~ /a-z80/trunk/cpu/control/exec_matrix.vh<br />+ /a-z80/trunk/cpu/control/exec_matrix_compiled.vh<br />~ /a-z80/trunk/cpu/control/exec_module.vh<br />~ /a-z80/trunk/cpu/control/exec_zero.vh<br />+ /a-z80/trunk/cpu/control/gencompile.py<br />~ /a-z80/trunk/cpu/control/genmatrix.py<br />~ /a-z80/trunk/cpu/control/genref.py<br />~ /a-z80/trunk/cpu/control/interrupts.bdf<br />~ /a-z80/trunk/cpu/control/interrupts.bsf<br />~ /a-z80/trunk/cpu/control/interrupts.v<br />~ /a-z80/trunk/cpu/control/ir.bdf<br />~ /a-z80/trunk/cpu/control/ir.bsf<br />~ /a-z80/trunk/cpu/control/ir.v<br />- /a-z80/trunk/cpu/control/pla_decode.sv<br />+ /a-z80/trunk/cpu/control/pla_decode.v<br />~ /a-z80/trunk/cpu/control/resets.bdf<br />~ /a-z80/trunk/cpu/control/resets.v<br />~ /a-z80/trunk/cpu/control/sequencer.bdf<br />~ /a-z80/trunk/cpu/control/sequencer.bsf<br />~ /a-z80/trunk/cpu/control/sequencer.v<br />~ /a-z80/trunk/cpu/control/simulation/modelsim/test_control.mpf<br />~ /a-z80/trunk/cpu/control/simulation/modelsim/wave_sequencer.do<br />+ /a-z80/trunk/cpu/control/temp_wires.vh<br />~ /a-z80/trunk/cpu/control/test_control.qsf<br />~ /a-z80/trunk/cpu/control/test_decode.sv<br />~ /a-z80/trunk/cpu/control/test_interrupts.sv<br />~ /a-z80/trunk/cpu/control/test_reset.sv<br />~ /a-z80/trunk/cpu/control/test_sequencer.sv<br />~ /a-z80/trunk/cpu/control/Timings.csv<br />~ /a-z80/trunk/cpu/control/Timings.xlsm<br />~ /a-z80/trunk/cpu/control/timing_macros.i<br />+ /a-z80/trunk/cpu/copyleft.txt<br />- /a-z80/trunk/cpu/deploy<br />+ /a-z80/trunk/cpu/export.py<br />~ /a-z80/trunk/cpu/registers/reg_control.bdf<br />~ /a-z80/trunk/cpu/registers/reg_control.bsf<br />~ /a-z80/trunk/cpu/registers/reg_control.v<br />~ /a-z80/trunk/cpu/registers/reg_file.bdf<br />~ /a-z80/trunk/cpu/registers/reg_file.bsf<br />~ /a-z80/trunk/cpu/registers/reg_file.v<br />~ /a-z80/trunk/cpu/registers/simulation/modelsim/test_registers.mpf<br />~ /a-z80/trunk/cpu/registers/simulation/modelsim/wave_registers.do<br />~ /a-z80/trunk/cpu/registers/test_regfile.sv<br />~ /a-z80/trunk/cpu/registers/test_registers.sv<br />~ /a-z80/trunk/cpu/top-level-files.txt<br />~ /a-z80/trunk/cpu/toplevel/core.vh<br />+ /a-z80/trunk/cpu/toplevel/coremodules.vh<br />+ /a-z80/trunk/cpu/toplevel/gencoremodules.py<br />~ /a-z80/trunk/cpu/toplevel/genfuse.py<br />~ /a-z80/trunk/cpu/toplevel/genglobals.py<br />~ /a-z80/trunk/cpu/toplevel/globals.vh<br />~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/test_top.mpf<br />~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_fuse.do<br />~ /a-z80/trunk/cpu/toplevel/simulation/modelsim/wave_top.do<br />~ /a-z80/trunk/cpu/toplevel/test_fuse.vh<br />~ /a-z80/trunk/cpu/toplevel/test_top.sv<br />~ /a-z80/trunk/cpu/toplevel/toplevel.bdf<br />- /a-z80/trunk/cpu/toplevel/z80_top_direct_n.sv<br />+ /a-z80/trunk/cpu/toplevel/z80_top_direct_n.v<br />~ /a-z80/trunk/docs/A-Z80_UsersGuide.docx<br />~ /a-z80/trunk/docs/A-Z80_UsersGuide.pdf<br />+ /a-z80/trunk/docs/pdf<br />+ /a-z80/trunk/docs/pdf/a-z80-toplevel.pdf<br />+ /a-z80/trunk/docs/pdf/address_latch.pdf<br />+ /a-z80/trunk/docs/pdf/address_mux.pdf<br />+ /a-z80/trunk/docs/pdf/address_pins.pdf<br />+ /a-z80/trunk/docs/pdf/alu.pdf<br />+ /a-z80/trunk/docs/pdf/alu_bit_select.pdf<br />+ /a-z80/trunk/docs/pdf/alu_control.pdf<br />+ /a-z80/trunk/docs/pdf/alu_core.pdf<br />+ /a-z80/trunk/docs/pdf/alu_flags.pdf<br />+ /a-z80/trunk/docs/pdf/alu_mux_2.pdf<br />+ /a-z80/trunk/docs/pdf/alu_mux_2z.pdf<br />+ /a-z80/trunk/docs/pdf/alu_mux_3z.pdf<br />+ /a-z80/trunk/docs/pdf/alu_mux_4.pdf<br />+ /a-z80/trunk/docs/pdf/alu_mux_8.pdf<br />+ /a-z80/trunk/docs/pdf/alu_prep_daa.pdf<br />+ /a-z80/trunk/docs/pdf/alu_select.pdf<br />+ /a-z80/trunk/docs/pdf/alu_shifter_core.pdf<br />+ /a-z80/trunk/docs/pdf/alu_slice.pdf<br />+ /a-z80/trunk/docs/pdf/bus_control.pdf<br />+ /a-z80/trunk/docs/pdf/clk_delay.pdf<br />+ /a-z80/trunk/docs/pdf/control_pins_n.pdf<br />+ /a-z80/trunk/docs/pdf/data_pins.pdf<br />+ /a-z80/trunk/docs/pdf/data_switch.pdf<br />+ /a-z80/trunk/docs/pdf/data_switch_mask.pdf<br />+ /a-z80/trunk/docs/pdf/decode_state.pdf<br />+ /a-z80/trunk/docs/pdf/inc_dec.pdf<br />+ /a-z80/trunk/docs/pdf/inc_dec_2bit.pdf<br />+ /a-z80/trunk/docs/pdf/interrupts.pdf<br />+ /a-z80/trunk/docs/pdf/ir.pdf<br />+ /a-z80/trunk/docs/pdf/memory_ifc.pdf<br />+ /a-z80/trunk/docs/pdf/pin_control.pdf<br />+ /a-z80/trunk/docs/pdf/reg_control.pdf<br />+ /a-z80/trunk/docs/pdf/reg_file.pdf<br />+ /a-z80/trunk/docs/pdf/reg_latch.pdf<br />+ /a-z80/trunk/docs/pdf/resets.pdf<br />+ /a-z80/trunk/docs/pdf/sequencer.pdf<br />- /a-z80/trunk/docs/png/z80-address_latch.png<br />- /a-z80/trunk/docs/png/z80-address_mux.png<br />~ /a-z80/trunk/docs/png/z80-address_pins.png<br />~ /a-z80/trunk/docs/png/z80-alu.png<br />~ /a-z80/trunk/docs/png/z80-alu_bit_select.png<br />~ /a-z80/trunk/docs/png/z80-alu_control.png<br />~ /a-z80/trunk/docs/png/z80-alu_core.png<br />~ /a-z80/trunk/docs/png/z80-alu_flags.png<br />~ /a-z80/trunk/docs/png/z80-alu_mux_2.png<br />~ /a-z80/trunk/docs/png/z80-alu_mux_2z.png<br />~ /a-z80/trunk/docs/png/z80-alu_mux_3z.png<br />~ /a-z80/trunk/docs/png/z80-alu_mux_4.png<br />~ /a-z80/trunk/docs/png/z80-alu_mux_8.png<br />~ /a-z80/trunk/docs/png/z80-alu_prep_daa.png<br />~ /a-z80/trunk/docs/png/z80-alu_select.png<br />~ /a-z80/trunk/docs/png/z80-alu_shifter_core.png<br />~ /a-z80/trunk/docs/png/z80-alu_slice.png<br />~ /a-z80/trunk/docs/png/z80-bus_control.png<br />~ /a-z80/trunk/docs/png/z80-clk_delay.png<br />~ /a-z80/trunk/docs/png/z80-control_pins_n.png<br />~ /a-z80/trunk/docs/png/z80-data_pins.png<br />~ /a-z80/trunk/docs/png/z80-data_switch.png<br />~ /a-z80/trunk/docs/png/z80-data_switch_mask.png<br />~ /a-z80/trunk/docs/png/z80-decode_state.png<br />~ /a-z80/trunk/docs/png/z80-inc_dec.png<br />~ /a-z80/trunk/docs/png/z80-inc_dec_2bit.png<br />~ /a-z80/trunk/docs/png/z80-interrupts.png<br />~ /a-z80/trunk/docs/png/z80-ir.png<br />~ /a-z80/trunk/docs/png/z80-memory_ifc.png<br />~ /a-z80/trunk/docs/png/z80-pin_control.png<br />~ /a-z80/trunk/docs/png/z80-reg_control.png<br />~ /a-z80/trunk/docs/png/z80-reg_file.png<br />~ /a-z80/trunk/docs/png/z80-reg_latch.png<br />~ /a-z80/trunk/docs/png/z80-resets.png<br />~ /a-z80/trunk/docs/png/z80-sequencer.png<br />~ /a-z80/trunk/docs/QuickStart.docx<br />~ /a-z80/trunk/docs/QuickStart.pdf<br />- /a-z80/trunk/docs/xps<br />- /a-z80/trunk/host/basic<br />+ /a-z80/trunk/host/basic_de1<br />+ /a-z80/trunk/host/basic_de1/basic_de1.qpf<br />+ /a-z80/trunk/host/basic_de1/basic_de1.qsf<br />+ /a-z80/trunk/host/basic_de1/basic_de1.sdc<br />+ /a-z80/trunk/host/basic_de1/basic_de1_fpga.sv<br />+ /a-z80/trunk/host/basic_de1/basic_de1_ModelSim.sv<br />+ /a-z80/trunk/host/basic_de1/fpga.hex<br />+ /a-z80/trunk/host/basic_de1/pll.ppf<br />+ /a-z80/trunk/host/basic_de1/pll.qip<br />+ /a-z80/trunk/host/basic_de1/pll.v<br />+ /a-z80/trunk/host/basic_de1/ram.qip<br />+ /a-z80/trunk/host/basic_de1/ram.v<br />+ /a-z80/trunk/host/basic_de1/readme.txt<br />+ /a-z80/trunk/host/basic_de1/simulation<br />+ /a-z80/trunk/host/basic_de1/simulation/modelsim<br />+ /a-z80/trunk/host/basic_de1/simulation/modelsim/fpga.hex<br />+ /a-z80/trunk/host/basic_de1/simulation/modelsim/r<br />+ /a-z80/trunk/host/basic_de1/simulation/modelsim/test_host.mpf<br />+ /a-z80/trunk/host/basic_de1/simulation/modelsim/wave_host.do<br />+ /a-z80/trunk/host/basic_de1/test_host.sv<br />+ /a-z80/trunk/host/basic_nexys3<br />+ /a-z80/trunk/host/basic_nexys3/basic_nexys3.xise<br />+ /a-z80/trunk/host/basic_nexys3/basic_nexys3_fpga.v<br />+ /a-z80/trunk/host/basic_nexys3/cscope.cdc<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.asy<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.gise<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.ucf<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.v<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.veo<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.xco<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock.xise<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design/clock_exdes.ucf<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design/clock_exdes.v<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/example_design/clock_exdes.xdc<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/implement.bat<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/implement.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_ise.bat<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_ise.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_ise.tcl<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_rdn.bat<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_rdn.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/planAhead_rdn.tcl<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/xst.prj<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/implement/xst.scr<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/clock_tb.v<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simcmds.tcl<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_isim.bat<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_isim.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_mti.bat<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_mti.do<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_mti.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_ncsim.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/simulate_vcs.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/ucli_commands.key<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/vcs_session.tcl<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/wave.do<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/functional/wave.sv<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/clock_tb.v<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/sdf_cmd_file<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simcmds.tcl<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_isim.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_mti.bat<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_mti.do<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_mti.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_ncsim.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/simulate_vcs.sh<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/ucli_commands.key<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/vcs_session.tcl<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/clock/simulation/timing/wave.do<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/coregen.cgp<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.asy<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.cdc<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.constraints<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.constraints/ila.ucf<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.constraints/ila.xdc<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.gise<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.ncf<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.ngc<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.sym<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.ucf<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.v<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.veo<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.xco<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.xdc<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila.xise<br />+ /a-z80/trunk/host/basic_nexys3/ipcore_dir/ila_xmdf.tcl<br />+ /a-z80/trunk/host/basic_nexys3/Nexys3_master.ucf<br />+ /a-z80/trunk/host/basic_nexys3/ram.v<br />+ /a-z80/trunk/host/basic_nexys3/readme.txt<br />+ /a-z80/trunk/host/basic_nexys3/test_host.v<br />+ /a-z80/trunk/host/basic_nexys3/work<br />+ /a-z80/trunk/host/basic_nexys3/work/ram.mif<br />+ /a-z80/trunk/host/common<br />+ /a-z80/trunk/host/common/uart.v<br />- /a-z80/trunk/host/zxspectrum<br />+ /a-z80/trunk/host/zxspectrum_de1<br />+ /a-z80/trunk/host/zxspectrum_de1/pll.ppf<br />+ /a-z80/trunk/host/zxspectrum_de1/pll.qip<br />+ /a-z80/trunk/host/zxspectrum_de1/pll.v<br />+ /a-z80/trunk/host/zxspectrum_de1/ram16.qip<br />+ /a-z80/trunk/host/zxspectrum_de1/ram16.v<br />+ /a-z80/trunk/host/zxspectrum_de1/readme.txt<br />+ /a-z80/trunk/host/zxspectrum_de1/rom<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/assemble.bat<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/combined.rom<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/gw03.rom<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/readme.txt<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/tasm.exe<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/tasm80.tab<br />+ /a-z80/trunk/host/zxspectrum_de1/rom/zxspectrum_rom.asm<br />+ /a-z80/trunk/host/zxspectrum_de1/ula<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/clocks.sv<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/i2c_loader.vhd<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/i2s_intf.vhd<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/pll.ppf<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/pll.qip<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/pll.v<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/ps2_kbd.sv<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/ram8.qip<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/ram8.v<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/test_scr.hex<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.qpf<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.qsf<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/test_ula.sv<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/ula.sv<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/video.sv<br />+ /a-z80/trunk/host/zxspectrum_de1/ula/zx_kbd.sv<br />+ /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.qpf<br />+ /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.qsf<br />+ /a-z80/trunk/host/zxspectrum_de1/zxspectrum_de1.sv<br />~ /a-z80/trunk/modelsim_pre_commit.py<br />~ /a-z80/trunk/modelsim_setup.py<br />~ /a-z80/trunk/readme.txt<br />~ /a-z80/trunk/resources/connotate-fuse.bat<br />~ /a-z80/trunk/resources/connotate-fuse.py<br />~ /a-z80/trunk/resources/process-pla.py<br />~ /a-z80/trunk/tools/dongle/daa/simulate-daa.py<br />~ /a-z80/trunk/tools/dongle/daa/z80-instruction-test-daa.py<br />~ /a-z80/trunk/tools/dongle/neg/simulate-neg.py<br />~ /a-z80/trunk/tools/dongle/sbc/simulate-sbc.py<br />~ /a-z80/trunk/tools/dongle/sbc/simulate-sub.py<br />~ /a-z80/trunk/tools/readme.txt<br />~ /a-z80/trunk/tools/z80_pla_checker/source/ClassPLA.cs<br />~ /a-z80/trunk/tools/z80_pla_checker/z80_pla_checker.exe<br />+ /a-z80/trunk/tools/zmac/bin2coe.py<br />+ /a-z80/trunk/tools/zmac/bin2mif.py<br />~ /a-z80/trunk/tools/zmac/bindump.py<br />- /a-z80/trunk/tools/zmac/fpga.hex<br />~ /a-z80/trunk/tools/zmac/hello_world.asm<br />~ /a-z80/trunk/tools/zmac/make_fpga.bat<br /> gdevic Sat, 12 Mar 2016 19:27:53 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=a-z80&path=%2Fa-z80%2Ftrunk%2Fcpu%2F&rev=8
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.