<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
        <title>OpenCores</title>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/compiled-d3c4fad592.css" />
    <link rel="icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link rel="shortcut icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link type="text/css" href="https://fonts.googleapis.com/css?family=Ubuntu:regular,bold" rel="stylesheet" />
    
    <link type="text/css" href="/websvn/templates/calm/styles.css" rel="stylesheet" media="screen" />
    <link type="text/css" href="/websvn/templates/calm/star-light/star-light.css" rel="stylesheet" media="screen" />
    <!--[if gte IE 5.5000]>
    <style type="text/css" media="screen">
        tbody tr td { padding:1px 0 }
        #wrap h2 { padding:10px 5px 0 5px; margin-bottom:-8px }
    </style>
    <![endif]-->
    <script type="text/javascript">
        function getPath(){
            return './websvn';
        }

        function checkCB(chBox) {
            count = 0
            first = null
            f = chBox.form
            for(i = 0 ; i < f.elements.length ; i++)
            if(f.elements[i].type == 'checkbox' && f.elements[i].checked) {
                if(first == null && f.elements[i] != chBox) {
                    first = f.elements[i]
                }
                count += 1
            }

            if (count > 2) {
               first.checked = false
               count -= 1
            }
        }
    </script>
    <script type="text/javascript" src="/websvn/templates/calm/collapse.js"></script>
        <meta http-equiv="Content-type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs,  design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,  circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs,  CPLDs, verification, Simulation
" />
        <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/jquery-1.6.2.min.js"></script>
    <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/compiled-92d7b79b19.js"></script>
        <script async type="text/javascript" src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <!--[if IE 6]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie6.css" />
    <![endif]-->
    <!--[if (IE 7)|(IE 8)]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie78.css" />
    <![endif]-->
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    
    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=UA-172123432-1"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'UA-172123432-1');
    </script>
    
</head>
<body>
<div id="old-browser-warning"></div>
<div class="main">
    <div class="top">
        <a href="/"><img src="https://cdn.opencores.org/design/OpenCores.png" alt="OpenCores" width="235" height="80" /></a>
    </div>
    <div class="line">
        <div></div>
        <img src="https://cdn.opencores.org/design/corner.png" alt="" width="28" height="28" />
    </div>
    <div class="mid" id="dm">
        <div class="mainmenu" id="dml">
            <div class="menu menu-login">
        <form action="/login" method="post">
    Username:
    <input type="hidden" name="redirect" value="websvn/rss" />
    <input class="design ie6_input" name="user" type="text" />
    <br />
    Password:
    <br />
    <input class="design ie6_input" name="pass" type="password" />
    <br />
    <input class="design" name="remember" type="checkbox" />Remember me
    <br />
    <input class="design" type="submit" value="Login" />
    </form>
    <form action="/signup" method="post">
    <input class="design" type="submit" value="Register" />
    </form>
    </div>

<div class="menu">
    <h2> Browse </h2>
    <ul>
    <li><a href="/projects">Projects</a></li>
    <li><a href="/forum">Forums</a></li>
    <li><a href="#about" onclick="return !toggle(this);">About</a>
        <ul style="display: none;">
        <li><a href="/about/mission">Mission</a></li>
        <li><a href="/about/logos">Logos</a></li>
        <li><a href="/about/community">Community</a></li>
        <li><a href="/about/statistics">Statistics</a></li>
        </ul>
    </li>
    <li><a href="#howto" onclick="return !toggle(this);">HowTo/FAQ</a>
        <ul style="display: none;">
        <li><a href="/howto/faq">FAQ</a></li>
        <li><a href="/howto/project">Project</a></li>
        <li><a href="/howto/svn">SVN</a></li>
        <li><a href="/howto/wishbone">WISHBONE</a></li>
        <li><a href="/howto/eda">EDA Tools</a></li>
        </ul>
    </li>
    <li><a href="#media" onclick="return !toggle(this);">Media</a>
        <ul style="display: none;">
        <li><a href="/news">News</a></li>
        <li><a href="/articles">Articles</a></li>
        <li><a href="/newsletters">Newsletter</a></li>
        </ul>
    </li>
    <li><a href="/licensing">Licensing</a></li>
    <li><a href="#commerce" onclick="return !toggle(this);">Commerce</a>
        <ul style="display: none;">
        <li><a href="/shop/items">Shop</a></li>
        <li><a href="/commerce/advertise">Advertise</a></li>
        <li><a href="/commerce/jobs">Jobs</a></li>
        </ul>
    </li>
    <li><a href="/partners">Partners</a></li>
    <li><a href="/maintainers/oliscience">Maintainers</a></li>
    <li><a href="/contact">Contact us</a></li>
    </ul>
</div>



<div class="pad_leftside" style="border:0px">
    <ins
        class="adsbygoogle"
        style="display:inline-block;width:125px;height:125px"
        data-ad-client="ca-pub-8561717607970465"
        data-ad-slot="8586056206"></ins>
    <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
</div>


<div class="menu menu-tools">
    <h2> Tools </h2>
    <form action="//www.google.com/cse" id="cse-search-box">
    <div>
        <input type="hidden" name="cx" value="012935124227736198121:b6s3cwd8ada" />
        <input type="hidden" name="ie" value="UTF-8" />
        <input type="text" name="q" size="12" />
        <input type="submit" name="sa" value="Search" />
    </div>
    </form>
</div>
        </div>
        <div class="content" id="dmc">
                        
            <div class="banner" style="padding: 6px 0px; width: 1020px; overflow: visible;">
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
            </div>
            
            
                        <div style="display: flex;">
                <button onclick="location.href='/projects/cpu65c02_true_cycle'">Back to project</button>
                <div style="display: flex; align-items: center; border: 1px solid black; border-radius: 4px; padding: 0 4px; margin-left: 12px;">
                    <strong style="padding-right: 4px;">URL</strong>
                    https://opencores.org/ocsvn/cpu65c02_true_cycle/cpu65c02_true_cycle/trunk
                </div>
            </div>
            
            <br /><b>Error creating feed file, please check write permissions.</b><br /><?xml version="1.0" encoding="ISO-8859-1"?>
<!-- generator="FeedCreator 1.7.2" -->
<rss version="2.0">
    <channel>
        <title>cpu65c02_true_cycle</title>
        <description>WebSVN RSS feed - cpu65c02_true_cycle</description>
        <link>https://lists.opencores.org/websvn//websvn/listing?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;</link>
        <lastBuildDate>Thu, 16 Apr 2026 10:44:20 +0100</lastBuildDate>
        <generator>FeedCreator 1.7.2</generator>
        <item>
            <title>v1.53 PRODUCTION - containing bug fixes related to v1.52 (&amp;quot;BASIC&amp;quot; ...</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=24</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 24 - fpga_is_funny&lt;/strong&gt; (56 file(s) modified)&lt;/div&gt;&lt;div&gt;v1.53 PRODUCTION - containing bug fixes related to v1.52 (&amp;quot;BASIC&amp;quot; ...&lt;/div&gt;- /cpu65c02_true_cycle/trunk/beta/doc/65C02_OP code_table_A02.pdf&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/doc/errata.txt&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/doc/HTML_r65c02_tc.7z&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/doc/R65C02 IP Core Specification.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/NO_BETA_AT_THIS_TIME&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/core.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/fsm_execution_unit.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/fsm_intnmi.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/r65c02_tc.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/regbank_axy.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/reg_pc.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/reg_sp.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/intel_hex_rom_files&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/intel_hex_rom_files/65C02_extended_opcodes_test.hex&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/intel_hex_rom_files/6502_decimal_test.hex&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/intel_hex_rom_files/6502_functional_test.hex&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/intel_hex_rom_files/6502_interrupt_test.hex&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/released/asm/readme.txt&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/doc/65C02_opcodes_cycles_testet_V0_94.pdf&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/doc/65C02_OP code_table_A01.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/65C02_OP code_table_A02.pdf&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/doc/errata.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/errata_v1_53_basic.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/errata_v2_00_high_speed.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/HTMLExport_v1_53_basic.7z&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/HTMLExport_v2_00_high_speed.7z&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/doc/HTML_r65c02_tc.7z&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/doc/R65C02 IP Core Specification_V0_9.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/R65C02 IP Core Specification_v1_01.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/readme.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/verilog&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/verilog/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/core.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/fsm_execution_unit.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/fsm_intnmi.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/r65c02_tc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/regbank_axy.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/reg_pc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v1_53/vhdl/reg_sp.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/verilog&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/verilog/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/core.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/fsm_execution_unit.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/fsm_intnmi.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/r65c02_tc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/regbank_axy.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/reg_pc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/v2_00/vhdl/reg_sp.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/rtl/verilog&lt;br /&gt;- /cpu65c02_true_cycle/trunk/released/rtl/vhdl&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/TO_DO_list.txt&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Fri, 19 Feb 2021 15:41:37 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=24</guid>
        </item>
        <item>
            <title>Added &amp;quot;beta&amp;quot; section to separate upcoming beta versions or release ...</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=23</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 23 - fpga_is_funny&lt;/strong&gt; (51 file(s) modified)&lt;/div&gt;&lt;div&gt;Added &amp;quot;beta&amp;quot; section to separate upcoming beta versions or release ...&lt;/div&gt;- /cpu65c02_true_cycle/trunk/asm&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/asm&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/asm/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc/65C02_OP code_table_A02.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc/errata.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc/HTML_r65c02_tc.7z&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc/R65C02 IP Core Specification.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc/src&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/doc/src/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/verilog&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/verilog/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/core.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/fsm_execution_unit.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/fsm_intnmi.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/r65c02_tc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/regbank_axy.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/reg_pc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/beta/rtl/vhdl/reg_sp.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/65C02_extended_opcodes_test.a65c&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/6502_decimal_test.a65&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/6502_functional_test.a65&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/6502_interrupt_test.a65&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/asm/readme.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/65C02_opcodes_cycles_testet_V0_94.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/65C02_OP code_table_A01.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/errata.txt&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/HTML_r65c02_tc.7z&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/R65C02 IP Core Specification_V0_9.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/src&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/doc/src/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/verilog&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/verilog/__empty__&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/core.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/fsm_execution_unit.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/fsm_intnmi.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/r65c02_tc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/regbank_axy.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/reg_pc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/released/rtl/vhdl/reg_sp.vhd&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/TO_DO_list.txt&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Sun, 14 Oct 2018 14:31:34 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=23</guid>
        </item>
        <item>
            <title>v1.52 PRODUCTION
RESET generates SYNC now, 1 dead cycle delayed</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=22</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 22 - fpga_is_funny&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;v1.52 PRODUCTION&lt;br /&gt;
RESET generates SYNC now, 1 dead cycle delayed&lt;/div&gt;~ /cpu65c02_true_cycle/trunk/doc/HTML_r65c02_tc.7z&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_execution_unit.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_intnmi.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/r65c02_tc.vhd&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Mon, 10 Sep 2018 10:40:02 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=22</guid>
        </item>
        <item>
            <title>...</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=21</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 21 - fpga_is_funny&lt;/strong&gt; (12 file(s) modified)&lt;/div&gt;&lt;div&gt;...&lt;/div&gt;+ /cpu65c02_true_cycle/trunk/asm/6502_decimal_test.a65&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/asm/6502_interrupt_test.a65&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc/65C02_opcodes_cycles_testet_V0_92_DRAFT.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/doc/65C02_opcodes_cycles_testet_V0_94.pdf&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc/HTML.rar&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/doc/HTML_r65c02_tc.7z&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc/R65C02 IP Core Specification_V0_7.pdf&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/doc/R65C02 IP Core Specification_V0_9.pdf&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc/src/65C02_opcodes_cycles_testet_V0_92_DRAFT.doc&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc/src/65C02_OP code_table_A01.doc&lt;br /&gt;- /cpu65c02_true_cycle/trunk/doc/src/R65C02 IP Core Specification_V0_7.doc&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/vhdl/r65c02_tc_config.vhd&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Sun, 09 Sep 2018 13:23:40 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=21</guid>
        </item>
        <item>
            <title>...</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=20</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 20 - fpga_is_funny&lt;/strong&gt; (11 file(s) modified)&lt;/div&gt;&lt;div&gt;...&lt;/div&gt;~ /cpu65c02_true_cycle/trunk/asm/65C02_extended_opcodes_test.a65c&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/asm/6502_functional_test.a65&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/asm/readme.txt&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/core.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_execution_unit.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_intnmi.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/r65c02_tc.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/regbank_axy.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/reg_pc.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/reg_sp.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/TO_DO_list.txt&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Sun, 09 Sep 2018 13:13:29 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=20</guid>
        </item>
        <item>
            <title>...</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=19</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 19 - fpga_is_funny&lt;/strong&gt; (1 file(s) modified)&lt;/div&gt;&lt;div&gt;...&lt;/div&gt;- /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_nmi.vhd&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Fri, 02 Aug 2013 08:40:04 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=19</guid>
        </item>
        <item>
            <title>RELEASE CANDIDATE V1.5 RC of r65c02_tc.
Major Bug Fixes are available.
Look ...</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=18</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 18 - fpga_is_funny&lt;/strong&gt; (21 file(s) modified)&lt;/div&gt;&lt;div&gt;RELEASE CANDIDATE V1.5 RC of r65c02_tc.&lt;br /&gt;
Major Bug Fixes are available.&lt;br /&gt;
Look ...&lt;/div&gt;+ /cpu65c02_true_cycle/trunk/asm&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/asm/65C02_extended_opcodes_test.a65c&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/asm/6502_functional_test.a65&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/asm/readme.txt&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/doc/HTML.rar&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/core.v&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/fsm_execution_unit.v&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/fsm_nmi.v&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/r65c02_tc.v&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/regbank_axy.v&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/reg_pc.v&lt;br /&gt;- /cpu65c02_true_cycle/trunk/rtl/Verilog/reg_sp.v&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/core.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_execution_unit.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/rtl/vhdl/fsm_intnmi.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/r65c02_tc.vhd&lt;br /&gt;+ /cpu65c02_true_cycle/trunk/rtl/vhdl/r65c02_tc_config.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/regbank_axy.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/reg_pc.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/rtl/vhdl/reg_sp.vhd&lt;br /&gt;~ /cpu65c02_true_cycle/trunk/TO_DO_list.txt&lt;br /&gt;</description>
            <author>fpga_is_funny</author>
            <pubDate>Fri, 02 Aug 2013 07:48:41 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=18</guid>
        </item>
        <item>
            <title>Added old uploaded documents to new repository.</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=17</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 17 - root&lt;/strong&gt; (5 file(s) modified)&lt;/div&gt;&lt;div&gt;Added old uploaded documents to new repository.&lt;/div&gt;- /cpu65c02_true_cycle/web_uploads/oc_checkin.sh&lt;br /&gt;- /cpu65c02_true_cycle/web_uploads/oc_cvs_checkin.sh&lt;br /&gt;- /cpu65c02_true_cycle/web_uploads/svn_checkin.log&lt;br /&gt;- /cpu65c02_true_cycle/web_uploads/svn_checkin.sh&lt;br /&gt;- /cpu65c02_true_cycle/web_uploads/temp.sh&lt;br /&gt;</description>
            <author>root</author>
            <pubDate>Tue, 10 Mar 2009 12:48:31 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=17</guid>
        </item>
        <item>
            <title>Added old uploaded documents to new repository.</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=16</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 16 - root&lt;/strong&gt; (5 file(s) modified)&lt;/div&gt;&lt;div&gt;Added old uploaded documents to new repository.&lt;/div&gt;+ /cpu65c02_true_cycle/web_uploads/oc_checkin.sh&lt;br /&gt;+ /cpu65c02_true_cycle/web_uploads/oc_cvs_checkin.sh&lt;br /&gt;+ /cpu65c02_true_cycle/web_uploads/svn_checkin.log&lt;br /&gt;+ /cpu65c02_true_cycle/web_uploads/svn_checkin.sh&lt;br /&gt;+ /cpu65c02_true_cycle/web_uploads/temp.sh&lt;br /&gt;</description>
            <author>root</author>
            <pubDate>Mon, 09 Mar 2009 20:15:30 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=16</guid>
        </item>
        <item>
            <title>New directory structure.</title>
            <link>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=15</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 15 - root&lt;/strong&gt; (8 file(s) modified)&lt;/div&gt;&lt;div&gt;New directory structure.&lt;/div&gt;- /branches&lt;br /&gt;+ /cpu65c02_true_cycle&lt;br /&gt;+ /cpu65c02_true_cycle/branches&lt;br /&gt;+ /cpu65c02_true_cycle/tags&lt;br /&gt;+ /cpu65c02_true_cycle/trunk&lt;br /&gt;+ /cpu65c02_true_cycle/web_uploads&lt;br /&gt;- /tags&lt;br /&gt;- /trunk&lt;br /&gt;</description>
            <author>root</author>
            <pubDate>Mon, 09 Mar 2009 20:14:21 +0100</pubDate>
            <guid>https://lists.opencores.org/websvn//websvn/revision?repname=cpu65c02_true_cycle&amp;path=%2Fcpu65c02_true_cycle%2F&amp;rev=15</guid>
        </item>
    </channel>
</rss>

        </div>

                
        <div style="clear: both; margin-left: 200px;">
            <ins
                class="adsbygoogle"
                style="display:inline-block;width:728px;height:90px"
                data-ad-client="ca-pub-8561717607970465"
                data-ad-slot="4128044249"></ins>
            <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
        </div>
        
            </div>
    <div class="bot">
        &copy; copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores&reg;, registered trademark.
    </div>
</div>

<!-- Old browser warning -->
<script type="text/javascript">
  if (!('borderImage' in document.createElement('div').style)) {
    var div = document.getElementById('old-browser-warning')
    div.innerHTML = '<b>Your browser is out-of-date!</b>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Update your browser to view this website correctly.'
    div.setAttribute('style', 'background-color: red; border-bottom: 2px solid black; margin: 0 -12px 12px -12px; padding: 12px; text-align: center;')
  }
</script>
<!-- /Old browser warning -->
<!-- Google search -->
<script type="text/javascript" src="//www.google.com/jsapi"></script>
<script type="text/javascript">google.load("elements", "1", {packages: "transliteration"});</script>
<script type="text/javascript" src="//www.google.com/coop/cse/t13n?form=cse-search-box&amp;t13n_langs=en"></script>
<script type="text/javascript" src="//www.google.com/coop/cse/brand?form=cse-search-box&amp;lang=en"></script>
<!-- /Google search -->

</body>
</html>