OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Error creating feed file, please check write permissions.
t6507lp WebSVN RSS feed - t6507lp https://lists.opencores.org/websvn//websvn/listing?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F& Sun, 16 Jun 2024 01:50:48 +0100 FeedCreator 1.7.2 Timescale was unified. https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=113 <div><strong>Rev 113 - gabrieloshiro</strong> (2 file(s) modified)</div><div>Timescale was unified.</div>~ /t6507lp/trunk/rtl/verilog/T6507LP_ALU.v<br />~ /t6507lp/trunk/sim/T6507LP_ULA/T6507LP_ALU_TestBench.v<br /> gabrieloshiro Wed, 25 Mar 2009 12:47:38 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=113 Decimal mode (BCD) is working. https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=81 <div><strong>Rev 81 - gabrieloshiro</strong> (2 file(s) modified)</div><div>Decimal mode (BCD) is working.</div>~ /t6507lp/trunk/rtl/verilog/T6507LP_ALU.v<br />~ /t6507lp/trunk/sim/T6507LP_ULA/T6507LP_ALU_TestBench.v<br /> gabrieloshiro Tue, 17 Mar 2009 20:02:58 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=81 Grouping some instructions that have the same behavioral. https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=80 <div><strong>Rev 80 - gabrieloshiro</strong> (2 file(s) modified)</div><div>Grouping some instructions that have the same behavioral.</div>~ /t6507lp/trunk/rtl/verilog/T6507LP_ALU.v<br />~ /t6507lp/trunk/sim/T6507LP_ULA/T6507LP_ALU_TestBench.v<br /> gabrieloshiro Tue, 17 Mar 2009 19:27:11 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=80 ALU testbench added. https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=79 <div><strong>Rev 79 - gabrieloshiro</strong> (6 file(s) modified)</div><div>ALU testbench added.</div>~ /t6507lp/trunk/rtl/verilog/T6507LP_ALU.v<br />+ /t6507lp/trunk/sim<br />+ /t6507lp/trunk/sim/T6507LP_ULA<br />+ /t6507lp/trunk/sim/T6507LP_ULA/T6507LP_ALU_TestBench.v<br />+ /t6507lp/trunk/syn<br />+ /t6507lp/trunk/syn/xilinx<br /> gabrieloshiro Tue, 17 Mar 2009 18:35:44 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=t6507lp&path=%2Ft6507lp%2Ftrunk%2Fsim%2F&rev=79
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.