OpenCores
URL https://opencores.org/ocsvn/usb_phy/usb_phy/trunk

Error creating feed file, please check write permissions.
usb_phy WebSVN RSS feed - usb_phy https://lists.opencores.org/websvn//websvn/listing?repname=usb_phy&path=%2F& Tue, 27 Feb 2024 15:39:49 +0100 FeedCreator 1.7.2 Added old uploaded documents to new repository. https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=14 <div><strong>Rev 14 - root</strong> (5 file(s) modified)</div><div>Added old uploaded documents to new repository.</div>- /usb_phy/web_uploads/oc_checkin.sh<br />- /usb_phy/web_uploads/oc_cvs_checkin.sh<br />- /usb_phy/web_uploads/svn_checkin.log<br />- /usb_phy/web_uploads/svn_checkin.sh<br />- /usb_phy/web_uploads/temp.sh<br /> root Tue, 10 Mar 2009 15:56:38 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=14 Added old uploaded documents to new repository. https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=13 <div><strong>Rev 13 - root</strong> (5 file(s) modified)</div><div>Added old uploaded documents to new repository.</div>+ /usb_phy/web_uploads/oc_checkin.sh<br />+ /usb_phy/web_uploads/oc_cvs_checkin.sh<br />+ /usb_phy/web_uploads/svn_checkin.log<br />+ /usb_phy/web_uploads/svn_checkin.sh<br />+ /usb_phy/web_uploads/temp.sh<br /> root Tue, 10 Mar 2009 10:18:53 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=13 New directory structure. https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=12 <div><strong>Rev 12 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />- /tags<br />- /trunk<br />+ /usb_phy<br />+ /usb_phy/branches<br />+ /usb_phy/tags<br />+ /usb_phy/trunk<br />+ /usb_phy/web_uploads<br /> root Tue, 10 Mar 2009 10:18:22 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=12 Fixed DPLL alignment in the rx_phy and bit stuffing errors ... https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=11 <div><strong>Rev 11 - rudi</strong> (2 file(s) modified)</div><div>Fixed DPLL alignment in the rx_phy and bit stuffing errors ...</div>~ /trunk/rtl/verilog/usb_rx_phy.v<br />~ /trunk/rtl/verilog/usb_tx_phy.v<br /> rudi Tue, 19 Oct 2004 09:29:07 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=11 Fixed a bug reported by Karl C. Posch from Graz ... https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=10 <div><strong>Rev 10 - rudi</strong> (1 file(s) modified)</div><div>Fixed a bug reported by Karl C. Posch from Graz ...</div>~ /trunk/rtl/verilog/usb_rx_phy.v<br /> rudi Tue, 02 Dec 2003 04:56:00 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=10 usb_rst is no longer or'ed with the incomming reset internally. Now ... https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=9 <div><strong>Rev 9 - rudi</strong> (2 file(s) modified)</div><div>usb_rst is no longer or'ed with the incomming reset internally.<br /> Now ...</div>~ /trunk/rtl/verilog/usb_phy.v<br />~ /trunk/rtl/verilog/usb_tx_phy.v<br /> rudi Tue, 21 Oct 2003 05:58:41 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=9 - Fixed Sync Error to be only checked/generated during the ... https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=8 <div><strong>Rev 8 - rudi</strong> (1 file(s) modified)</div><div>- Fixed Sync Error to be only checked/generated during the ...</div>~ /trunk/rtl/verilog/usb_rx_phy.v<br /> rudi Sun, 19 Oct 2003 18:07:45 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=8 - Made core more robust against line noise - Added Error ... https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=7 <div><strong>Rev 7 - rudi</strong> (4 file(s) modified)</div><div>- Made core more robust against line noise<br /> - Added Error ...</div>~ /trunk/doc/README.txt<br />~ /trunk/rtl/verilog/usb_phy.v<br />~ /trunk/rtl/verilog/usb_rx_phy.v<br />~ /trunk/rtl/verilog/usb_tx_phy.v<br /> rudi Sun, 19 Oct 2003 17:41:06 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=7 Updated description https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=6 <div><strong>Rev 6 - rudi</strong> (1 file(s) modified)</div><div>Updated description</div>~ /trunk/doc/README.txt<br /> rudi Thu, 16 Oct 2003 03:31:44 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=6 Updated info https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=5 <div><strong>Rev 5 - rudi</strong> (1 file(s) modified)</div><div>Updated info</div>~ /trunk/doc/README.txt<br /> rudi Thu, 19 Sep 2002 13:17:50 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=5 Changed top level name to be consistent ... https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=4 <div><strong>Rev 4 - rudi</strong> (1 file(s) modified)</div><div>Changed top level name to be consistent ...</div>~ /trunk/rtl/verilog/usb_phy.v<br /> rudi Mon, 16 Sep 2002 16:06:37 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=4 This commit was manufactured by cvs2svn to create tag 'start'. https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=3 <div><strong>Rev 3 - </strong> (1 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create tag 'start'.</div>+ /tags/start<br /> Mon, 16 Sep 2002 14:27:04 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=3 Created Directory Structure https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=2 <div><strong>Rev 2 - rudi</strong> (8 file(s) modified)</div><div>Created Directory Structure</div>+ /trunk/doc<br />+ /trunk/doc/README.txt<br />+ /trunk/rtl<br />+ /trunk/rtl/verilog<br />+ /trunk/rtl/verilog/timescale.v<br />+ /trunk/rtl/verilog/usb_phy.v<br />+ /trunk/rtl/verilog/usb_rx_phy.v<br />+ /trunk/rtl/verilog/usb_tx_phy.v<br /> rudi Mon, 16 Sep 2002 14:27:03 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=2 Standard project directories initialized by cvs2svn. https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=1 <div><strong>Rev 1 - </strong> (3 file(s) modified)</div><div>Standard project directories initialized by cvs2svn.</div>+ /branches<br />+ /tags<br />+ /trunk<br /> Mon, 16 Sep 2002 14:27:03 +0100 https://lists.opencores.org/websvn//websvn/revision?repname=usb_phy&path=%2F&rev=1
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.